Zakładka z wyszukiwarką danych komponentów |
|
M41ST87Y Arkusz danych(PDF) 11 Page - STMicroelectronics |
|
M41ST87Y Arkusz danych(HTML) 11 Page - STMicroelectronics |
11 / 42 page 11/42 M41ST87Y, M41ST87W Figure 8. Bus Timing Requirements Sequence Table 2. AC Characteristics Note: 1. Valid for Ambient Operating Temperature: TA = –40 to 85°C; VCC = 4.5 to 5.5V or 2.7 to 3.6V (except where noted). 2. Transmitter must internally provide a hold time to bridge the undefined region (300ns max) of the falling edge of SCL. Symbol Parameter(1) Min Max Unit fSCL SCL Clock Frequency 0 400 kHz tBUF Time the bus must be free before a new transmission can start 1.3 µs tEXPD EX to ECON Propagation Delay M41ST87Y 10 ns M41ST87W 15 ns tF SDA and SCL Fall Time 300 ns tHD:DAT (2) Data Hold Time 0 µs tHD:STA START Condition Hold Time (after this period the first clock pulse is generated) 600 ns tHIGH Clock High Period 600 ns tLOW Clock Low Period 1.3 µs tR SDA and SCL Rise Time 300 ns tSU:DAT Data Setup Time 100 ns tSU:STA START Condition Setup Time (only relevant for a repeated start condition) 600 ns tSU:STO STOP Condition Setup Time 600 ns AI00589 SDA P tSU:STO tSU:STA tHD:STA SR SCL tSU:DAT tF tHD:DAT tR tHIGH tLOW tHD:STA tBUF S P |
Podobny numer części - M41ST87Y |
|
Podobny opis - M41ST87Y |
|
|
Link URL |
Polityka prywatności |
ALLDATASHEET.PL |
Czy Alldatasheet okazała się pomocna? [ DONATE ] |
O Alldatasheet | Reklama | Kontakt | Polityka prywatności | Linki | Lista producentów All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |