Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

AD7715ANZ-5 Arkusz danych(PDF) 8 Page - Analog Devices

Numer części AD7715ANZ-5
Szczegółowy opis  16-Bit, Sigma-Delta ADC
Download  41 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  AD [Analog Devices]
Strona internetowa  http://www.analog.com
Logo AD - Analog Devices

AD7715ANZ-5 Arkusz danych(HTML) 8 Page - Analog Devices

Back Button AD7715ANZ-5 Datasheet HTML 4Page - Analog Devices AD7715ANZ-5 Datasheet HTML 5Page - Analog Devices AD7715ANZ-5 Datasheet HTML 6Page - Analog Devices AD7715ANZ-5 Datasheet HTML 7Page - Analog Devices AD7715ANZ-5 Datasheet HTML 8Page - Analog Devices AD7715ANZ-5 Datasheet HTML 9Page - Analog Devices AD7715ANZ-5 Datasheet HTML 10Page - Analog Devices AD7715ANZ-5 Datasheet HTML 11Page - Analog Devices AD7715ANZ-5 Datasheet HTML 12Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 41 page
background image
Data Sheet
AD7715
Rev. E | Page 7 of 40
AVDD = 3 V to 5 V, DVDD = 3 V to 5 V, REF IN(+) = 1.25 V (AD7715-3) or 2.5 V (AD7715-5); REF IN(−) = AGND; MCLK IN = 1 MHz to
2.4576 MHz, unless otherwise noted. All specifications TMIN to TMAX, unless otherwise noted.
Table 3.
Parameter
Min
Typ
Max
Unit
Conditions/Comments
SYSTEM CALIBRATION
Positive Full-Scale Calibration Limit1
(1.05 ×
VREF)/GAIN
V
GAIN Is the selected PGA gain (1, 2, 32, or 128)
Negative Full-Scale Calibration Limit1
−(1.05 ×
VREF)/GAIN
V
GAIN Is the selected PGA gain (1, 2, 32, or 128)
Offset Calibration Limit2
−(1.05 ×
VREF)/GAIN
V
GAIN Is the selected PGA gain (1, 2, 32, or 128)
Input Span2
0.8 ×
VREF/GAIN
V
GAIN Is the selected PGA gain (1, 2, 32, or 128)
(2.1 × VREF)/GAIN
V
GAIN Is the selected PGA gain (1, 2, 32, or 128)
POWER REQUIREMENTS
Power Supply Voltages
AVDD Voltage (AD7715-3)
3
3.6
V
For specified performance
AVDD Voltage (AD7715-5)
4.75
5.25
V
For specified performance
DVDD Voltage
3
5.25
V
For specified performance
Power Supply Currents
AVDD Current
AVDD = 3.3 V or 5 V. gain = 1 to 128 (fCLK IN = 1 MHz) or
gain = 1 or 2 (fCLK IN = 2.4576 MHz)
0.27
mA
Typically 0.2 mA; BUF bit of the setup register = 0
0.6
mA
Typically 0.4 mA; BUF bit of the setup register = 1, AVDD
= 3.3 V or 5 V; gain = 32 or 128 (fCLK IN = 2.4576 MHz)3
0.5
mA
Typically 0.3 mA; BUF bit of the setup register = 0
1.1
mA
Typically 0.8 mA; BUF bit of the setup register = 1
DVDD Current4
Digital inputs = 0 V or DVDD; external MCLK IN
0.18
mA
Typically 0.15 mA. DVDD = 3.3 V. fCLK IN = 1 MHz
0.4
mA
Typically 0.3 mA. DVDD = 5 V. fCLK IN = 1 MHz
0.5
mA
Typically 0.4 mA. DVDD = 3.3 V. fCLK IN = 2.4576 MHz
0.8
mA
Typically 0.6 mA. DVDD = 5 V. fCLK IN = 2.4576 MHz
Power Supply Rejection5
Depends on gain6
dB
Normal-Mode Power Dissipation4
AVDD = DVDD = 3.3 V; digital inputs = 0 V or DVDD; external
MCLK IN
1.5
mW
BUF bit = 0. all gains 1 MHz clock
2.65
mW
BUF bit = 1. all gains 1 MHz clock
3.3
mW
BUF bit = 0. Gain = 32 or 128 @ fCLK IN = 2.4576 MHz
5.3
mW
BUF bit = 1. Gain = 32 or 128 @ fCLK IN = 2.4576 MHz
Normal-Mode Power Dissipation4
AVDD = DVDD = 5 V. digital inputs = 0 V or DVDD; external
MCLK IN
3.25
mW
BUF bit = 0; all gains 1 MHz clock
5
mW
BUF bit = 1; all gains 1 MHz clock
6.5
mW
BUF bit = 0; gain = 32 or 128 @ fCLK IN = 2.4576 MHz
9.5
mW
BUF bit = 1; gain = 32 or 128 @ fCLK IN = 2.4576 MHz
Standby (Power-Down) Current7
20
µA
External MCLK IN = 0 V or DVDD. typically 10 µA; VDD = 5 V
Standby (Power-Down) Current7
10
µA
External MCLK IN = 0 V or DVDD. typically 5 µA; VDD = 3.3 V
1
After calibration, if the analog input exceeds positive full scale, the converter outputs all 1s. If the analog input is less than negative full scale, then the device outputs
all 0s.
2
These calibration and span limits apply provided the absolute voltage on the analog inputs does not exceed AVDD + 30 mV or go more negative than AGND − 30 mV.
The offset calibration limit applies to both the unipolar zero point and the bipolar zero point.
3
Assumes CLK Bit of setup register is set to correct status corresponding to the master clock frequency.
4
When using a crystal or ceramic resonator across the MCLK pins as the clock source for the device, the DVDD current and power dissipation will vary depending on the
crystal or resonator type (see the Clocking and Oscillator Circuit section).
5
Measured at dc and applies in the selected pass-band. PSRR at 50 Hz exceeds 120 dB with filter notches of 25 Hz or 50 Hz. PSRR at 60 Hz exceeds 120 dB with filter
notches of 20 Hz or 60 Hz.
6
PSRR depends on gain. Gain of 1:85 dB typical; gain of 2:90 dB typical; gains of 32 and 128:95 dB typical.
7
If the external master clock continues to run in standby mode, the standby current increases to 50 µA typical. When using a crystal or ceramic resonator across the
MCLK pins as the clock source for the device, the internal oscillator continues to run in standby mode and the power dissipation depends on the crystal or resonator
type (see the Standby Mode section).


Podobny numer części - AD7715ANZ-5

ProducentNumer częściArkusz danychSzczegółowy opis
logo
Analog Devices
AD7715ANZ-5 AD-AD7715ANZ-5 Datasheet
495Kb / 40P
   3 V/5 V, 450 muA 16-Bit, Sigma-Delta ADC
REV. D
AD7715ANZ-51 AD-AD7715ANZ-51 Datasheet
495Kb / 40P
   3 V/5 V, 450 關A 16-Bit, Sigma-Delta ADC
REV. D
More results

Podobny opis - AD7715ANZ-5

ProducentNumer częściArkusz danychSzczegółowy opis
logo
Analog Devices
AD7715 AD-AD7715_15 Datasheet
495Kb / 40P
   16-Bit, Sigma-Delta ADC
REV. D
ADUM7703 AD-ADUM7703_V01 Datasheet
353Kb / 22P
   16-Bit, Isolated, Sigma-Delta ADC
Rev. A
ADUM7703 AD-ADUM7703 Datasheet
351Kb / 22P
   16-Bit, Isolated, Sigma-Delta ADC
AD7707 AD-AD7707_15 Datasheet
693Kb / 52P
   3-Channel 16-Bit, Sigma-Delta ADC
REV. B
AD7171 AD-AD7171 Datasheet
284Kb / 16P
   16-Bit Low Power Sigma-Delta ADC
REV. 0
AD7171 AD-AD7171_17 Datasheet
313Kb / 17P
   16-Bit, Low Power, Sigma-Delta ADC
AD7707 AD-AD7707_17 Datasheet
775Kb / 53P
   3-Channel 16-Bit, Sigma-Delta ADC
logo
Core Technology (Shenzh...
CS1180 CHIPSEA-CS1180 Datasheet
757Kb / 30P
   20-bit Sigma-Delta ADC
logo
Analog Devices
AD7721 AD-AD7721 Datasheet
259Kb / 16P
   CMOS 16-Bit, 468.75 kHz, Sigma-Delta ADC
REV. A
AD7722 AD-AD7722 Datasheet
526Kb / 24P
   16-Bit, 195 kSPS CMOS, Sigma-Delta ADC
REV. 0
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41


Arkusz danych Pobierz

Go To PDF Page


Link URL




Polityka prywatności
ALLDATASHEET.PL
Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com