SLG46108 datasheet(58/70 Pages) DIALOG

Numer części	SLG46108

Szczegółowy opis	GreenPAK Ultra-small Programmable Mixed-signal Matrix

Download	70 Pages

Scroll/Zoom	100%

Producent	DIALOG [Dialog Semiconductor]

Strona internetowa	http://www.dialog-semiconductor.com/

Logo

58 / 70 page

000-0046108-108

Page 57 of 69

SLG46108

14.0 Appendix A - SLG46108 Register Definition

Register Bit

Address

Signal Function

Register Bit Definition

reg <4:0>

Pin3 digital out source

reg <9:5>

Pin4 digital out source

reg <14:10>

Pin4 output enable

reg <19:15>

in0 of LUT2_0 (Clock Input of DFF0)

reg <24:20>

in1 of LUT2_0 (Data Input of DFF0)

reg <29:25>

in0 of LUT2_1 (Clock Input of DFF1)

reg <34:30>

in1 of LUT2_1 (Data Input of DFF1)

reg <39:35>

in0 of LUT2_2

reg <44:40>

in1 of LUT2_2

reg <49:45>

in0 of LUT2_3

reg <54:50>

in1 of LUT2_3

reg <59:55>

in0 of LUT3_0 (Clock Input of DFF2 with nReset/nSet)

reg <64:60>

in1 of LUT3_0 (Data input of DFF2 with nReset/nSet)

reg <69:65>

in2 of LUT3_0 (Resetb or Setb of DFF2 with nRe-

set/nSet)

reg <74:70>

in0 of LUT3_1 (Clock Input of DFF3 with nReset/nSet)

reg <79:75>

in1 of LUT3_1 (Data input of DFF3 with nReset/nSet)

reg <84:80>

in2 of LUT3_1 (Resetb or Setb of DFF3 with nRe-

set/nSet)

reg <89:85>

in0 of LUT3_2

reg <94:90>

in1 of LUT3_2

reg <99:95>

in2 of LUT3_2

reg <104:100>

in0 of LUT3_3

reg <109:105>

in1 of LUT3_3

reg <114:110>

in2 of LUT3_3

reg <119:115>

in0 of LUT3_4 (Input of pipe delay)

reg <124:120>

in1 of LUT3_4 (Resetb of pipe delay)

reg <129:125>

in2 of LUT3_4 (Clock of pipe delay)

reg <134:130>

in0 of LUT4_0 (Input for Delay2 ext. clock or Counter2

external Clock)

reg <139:135>

in1 of LUT4_0 (Input for delay2 or counter2 reset input)

reg <144:140>

in2 of LUT4_0 (Input for counter2 FSM keep signal)

reg <149:145>

in3 of LUT4_0 (Input for counter2 FSM up signal)

reg <154:150>

Input for delay0 or counter0 reset input

reg <159:155>

Input for delay1 or counter1 reset input

reg <164:160>

Input for Delay 0/1(Counter 0/1) external clock

reg <169:165>

Input for delay3 or counter3 reset input

reg <174:170> Input for programmable delay (deglitch filter input)

reg <179:175>

Power down for osc. (higher priority) (high = power

down).

reg <184:180> Pin6 digital out source

reg <189:185>

Pin7 digital out source

Podobny numer części - SLG46108

Producent	Numer części	Arkusz danych	Szczegółowy opis
Renesas Technology Corp	SLG46108	1Mb / 72P	Ultra-small Programmable Mixed-signal Matrix March 9, 2023

More results

Podobny opis - SLG46108

Producent	Numer części	Arkusz danych	Szczegółowy opis
Dialog Semiconductor	SLG46169	692Kb / 102P	GreenPAK Programmable Mixed-signal Matrix
Renesas Technology Corp	SLG46170	1Mb / 87P	GreenPAK Programmable Mixed-signal Matrix March 10, 2023
	SLG46536	2Mb / 169P	GreenPAK Programmable Mixed-signal Matrix March 3, 2023
	SLG46620	3Mb / 214P	GreenPAK Programmable Mixed-signal Matrix March 6, 2023
	SLG46855	3Mb / 202P	GreenPAK Programmable Mixed-Signal Matrix 28-Feb-2023
Dialog Semiconductor	SLG46533	1Mb / 185P	GreenPAK Programmable Mixed-signal Matrix
	SLG46811	2Mb / 171P	GreenPAK Programmable Mixed-Signal Matrix
	SLG46855	1Mb / 200P	GreenPAK Programmable Mixed-Signal Matrix
Renesas Technology Corp	SLG46811	2Mb / 172P	GreenPAK Programmable Mixed-Signal Matrix 27-Feb-2023
Dialog Semiconductor	SLG46531	2Mb / 170P	GreenPAK Programmable Mixed-signal Matrix

More results

SLG46108 Arkusz danych(PDF) 58 Page - Dialog Semiconductor

SLG46108 Arkusz danych(HTML) 58 Page - Dialog Semiconductor

Podobny numer części - SLG46108

Podobny opis - SLG46108

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70

Arkusz danych Pobierz

Link URL