Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

AD7878BQ Arkusz danych(PDF) 4 Page - Analog Devices

Numer części AD7878BQ
Szczegółowy opis  LC2MOS Complete 12-Bit 100 kHz Sampling ADC with DSP Interface
Download  17 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  AD [Analog Devices]
Strona internetowa  http://www.analog.com
Logo AD - Analog Devices

AD7878BQ Arkusz danych(HTML) 4 Page - Analog Devices

  AD7878BQ Datasheet HTML 1Page - Analog Devices AD7878BQ Datasheet HTML 2Page - Analog Devices AD7878BQ Datasheet HTML 3Page - Analog Devices AD7878BQ Datasheet HTML 4Page - Analog Devices AD7878BQ Datasheet HTML 5Page - Analog Devices AD7878BQ Datasheet HTML 6Page - Analog Devices AD7878BQ Datasheet HTML 7Page - Analog Devices AD7878BQ Datasheet HTML 8Page - Analog Devices AD7878BQ Datasheet HTML 9Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 17 page
background image
AD7878
–3–
REV. A
Limit at TMIN, TMAX
Limit at TMIN, TMAX
Limit at TMIN, TMAX
Parameter
(L Grade)
(J, K, A, B Grades)
(S Grade)
Units
Conditions/Comments
tl
65
65
75
ns max
CLK IN to
BUSY Low Propagation Delay
t2
65
65
75
ns max
CLK IN to
BUSY High Propagation Delay
t3
2 CLK IN Cycles
2 CLK IN Cycles
2 CLK IN Cycles
min
CONVST Pulse Width
t4
0
0
0
ns min
CS to DMRD/REGISTER ENABLE Setup Time
t5
0
0
0
ns min
CS to DMRD/ REGISTER ENABLE Hold Time
t6
45
60
60
ns min
DMRD Pulse Width
50
50
50
µs max
t7
16
16
16
ns min
ADD0 to
DMRD/REGISTER ENABLE Setup Time
t8
0
0
0
ns min
ADD0 to
DMRD/REGISTER ENABLE Hold Time
t9
2
41
57
57
ns min
Data Access Time after
DMRD
t10
3
5
5
5
ns min
Bus Relinquish Time
45
45
45
ns max
t11
42
42
55
ns min
REGISTER ENABLE Pulse Width
50
50
50
µs max
t12
20
20
30
ns min
Data Valid to REGISTER ENABLE Setup Time
t13
10
10
10
ns min
Data Hold Time after REGISTER ENABLE
t14
2
41
57
57
ns min
Data Access Time after BUSY
tRESET
2 CLK IN Cycles
2 CLK IN Cycles
2 CLK IN Cycles
min
RESET Pulse Width
NOTES
1Timing Specifications in bold print are 100% production tested. All other times are sample tested at +25
°C to ensure compliance. All input signals are specified with
tr = tf = 5 ns (10% to 90% of 5 V) and timed from a voltage level of 1.6 V.
2t
9 and t14 are measured with the load circuits of Figure 1 and defined as the time required for an output to cross 0.8 V or 2.4 V.
3t
10 is defined as the time required for the data lines to change 0.5 V when loaded with the circuits of Figure 2.
Specifications subject to change without notice.
(VDD = 5 V
5%, VCC = 5 V
5%, VSS = –5 V
5%)
TIMING CHARACTERISTICS1
Figure 1. Load Circuits for Access Time
Figure 2. Load Circuits for Output Float Delay
ABSOLUTE MAXIMUM RATINGS*
(TA = +25°C unless otherwise stated)
VDD to DGND . . . . . . . . . . . . . . . . . . . . . . . . . –0.3 V to +7 V
VCC to DGND . . . . . . . . . . . . . . . . . . . . . . . . . –0.3 V to +7 V
VSS to DGND . . . . . . . . . . . . . . . . . . . . . . . . . +0.3 V to –7 V
VDD to VCC . . . . . . . . . . . . . . . . . . . . . . . . . . –0.3 V to +0.3 V
AGND to DGND . . . . . . . . . . . . . . . . . –0.3 V to VDD +0.3 V
VIN to AGND . . . . . . . . . . . . . . . . . . . . . . . . . –15 V to +15 V
REF OUT to AGND . . . . . . . . . . . . . . . . . . . . . . . . . 0 to VDD
Digital Inputs to DGND
CLK IN,
DMWR, DMRD, RESET,
CS, CONVST, ADD0 . . . . . . . . . . . . –0.3 V to V
DD +0.3 V
Digital Outputs to DGND
ALFL, BUSY . . . . . . . . . . . . . . . . . . –0.3 V to V
DD +0.3 V
Data Pins
DB11–DB0 . . . . . . . . . . . . . . . . . . . . –0.3 V to VDD +0.3 V
Operating Temperature Range
J, K, L Versions . . . . . . . . . . . . . . . . . . . . . . . 0
°C to +70°C
A, B Versions . . . . . . . . . . . . . . . . . . . . . . . –25
°C to +85°C
S Version . . . . . . . . . . . . . . . . . . . . . . . . . –55
°C to +125°C
Storage Temperature Range . . . . . . . . . . . . –65
°C to +150°C
Lead Temperature (Soldering, 10 sec) . . . . . . . . . . . . +300
°C
Power Dissipation (Any Package) to +75
°C . . . . . . 1000 mW
Derates above +75
°C by . . . . . . . . . . . . . . . . . . 10 mW/°C
*Stresses above those listed under Absolute Maximum Ratings may cause perma-
nent damage to the device. These are stress rating only; functional operation of the
device at these or any other conditions above those indicated in the operational
sections of this specification is not implied. Exposure to absolute maximum rating
conditions for extended periods may affect device reliability
WARNING!
ESD SENSITIVE DEVICE
CAUTION
ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily
accumulate on the human body and test equipment and can discharge without detection.
Although the AD7878 features proprietary ESD protection circuitry, permanent damage may
occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD
precautions are recommended to avoid performance degradation or loss of functionality.
a. High-Z to VOH
b. High-Z to VOL
a. VOH to High-Z
b. VOL to High-Z


Podobny numer części - AD7878BQ

ProducentNumer częściArkusz danychSzczegółowy opis
logo
Analog Devices
AD7878BQ AD-AD7878BQ Datasheet
417Kb / 16P
   LC2MOS Complete 12-Bit 100 kHz Sampling ADC with DSP Interface
REV. A
More results

Podobny opis - AD7878BQ

ProducentNumer częściArkusz danychSzczegółowy opis
logo
Analog Devices
AD7878 AD-AD7878 Datasheet
417Kb / 16P
   LC2MOS Complete 12-Bit 100 kHz Sampling ADC with DSP Interface
REV. A
AD7870A AD-AD7870A Datasheet
250Kb / 12P
   LC2MOS Complete, 12-Bit, 100 kHz , Sampling ADC
REV. 0
AD7870 AD-AD7870 Datasheet
331Kb / 20P
   LC2MOS Complete, 12-Bit, 100 kHz, Sampling ADCs
REV. B
AD7875KNZ AD-AD7875KNZ Datasheet
621Kb / 28P
   LC2MOS Complete, 12-Bit, 100 kHz, Sampling ADCs
REV. C
AD7870A AD-AD7870A_15 Datasheet
256Kb / 12P
   LC MOS Complete, 12-Bit, 100 kHz , Sampling ADC
REV. 0
AD7886 AD-AD7886 Datasheet
400Kb / 16P
   LC2MOS 12-Bit, 750 kHz/1 MHz, Sampling ADC
REV. B
AD7572 AD-AD7572 Datasheet
694Kb / 8P
   LC2MOS COMPLETE, HIGH SPEED 12-BIT ADC
REV. A
AD7572A AD-AD7572A Datasheet
816Kb / 12P
   LC2MOS COMPLETE, HIGH SPEED 12-BIT ADC
REV. A
AD7572AANZ10 AD-AD7572AANZ10 Datasheet
819Kb / 12P
   LC2MOS COMPLETE,HIGH SPEED 12-BIT ADC
REV. A
AD7883 AD-AD7883 Datasheet
349Kb / 12P
   LC2MOS 12-Bit, 3.3 V Sampling ADC
REV. 0
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17


Arkusz danych Pobierz

Go To PDF Page


Link URL




Polityka prywatności
ALLDATASHEET.PL
Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com