Zakładka z wyszukiwarką danych komponentów |
|
ADSP-21364SCSQ-ENG Arkusz danych(PDF) 1 Page - Analog Devices |
|
ADSP-21364SCSQ-ENG Arkusz danych(HTML) 1 Page - Analog Devices |
1 / 52 page a Preliminary Technical Data SHARC and the SHARC logo are registered trademarks of Analog Devices, Inc. SHARC® Processor ADSP-21364 Rev. PrB Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective companies. One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106 U.S.A. Tel:781.329.4700 www.analog.com Fax:781.326.8703 © 2004 Analog Devices, Inc. All rights reserved. SUMMARY High performance 32-bit/40-bit floating point processor optimized for professional audio processing At 333 MHz/2 GFLOPs, with unique audio centric peripherals such as the Digital Audio Interface that includes a high- precision 8-channel asynchronous sample rate converter among others, the ADSP-21364 SHARC processor is ideal for applications that require industry leading equalization, reverberation and other effects processing Single-Instruction Multiple-Data (SIMD) computational architecture Two 32-bit IEEE floating-point/32-bit fixed-point/40-bit extended precision floating-point computational units, each with a multiplier, ALU, shifter, and register file On-chip memory—3M bit of on-chip SRAM and a dedicated 4M bit of on-chip mask-programmable ROM Code compatible with all other members of the SHARC family The ADSP-21364 is available with a 333 MHz core instruction rate and unique audio centric peripherals such as the Digi- tal Audio Interface, S/PDIF transceiver, serial ports, 8- channel asynchronous sample rate converter, precision clock generators and more. For complete ordering infor- mation, see Ordering Guide on Page 52 Figure 1. Functional Block Diagram – Processor Core ADDR DATA IOD ADDR DATA IOA ADDR DATA IOA SRAM 1M BIT ROM 2M BIT SRAM 0.5M BIT BLOCK 0 BLOCK 1 BLOCK 2 BLOCK 3 ADDR DATA IOA IOP REGISTERS (MEMORY MAPPED) SEE “ADSP-21364 MEMORY AND I/O INTERFACE FEATURES” SECTION FOR DETAILS I/O PROCESSOR AND PERIPHERALS 6 JTAG TEST & EMULATION 32 PM ADDRESS BUS DM ADDRESS BUS 32 PM DATA BUS DM DATA BUS 64 64 PX REGISTER PROCESSING ELEMENT (PEY) PROCESSING ELEMENT (PEX) TIMER INSTRUCTION CACHE 32 X 48-BIT DAG1 8X4X32 DAG2 8X4X32 CORE PROCESSOR PROGRAM SEQUENCER SRAM 1M BIT ROM 2M BIT SIGNAL ROUTING UNIT SRAM 0.5M BIT 4 BLOCKS OF ON-CHIP MEMORY IOD IOA IOD IOD SPI SPORTS IDP PCG TIMERS SRC SPDIF S |
Podobny numer części - ADSP-21364SCSQ-ENG |
|
Podobny opis - ADSP-21364SCSQ-ENG |
|
|
Link URL |
Polityka prywatności |
ALLDATASHEET.PL |
Czy Alldatasheet okazała się pomocna? [ DONATE ] |
O Alldatasheet | Reklama | Kontakt | Polityka prywatności | Linki | Lista producentów All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |