Zakładka z wyszukiwarką danych komponentów |
|
LFX1200B-4F900C Arkusz danych(PDF) 2 Page - Lattice Semiconductor |
|
LFX1200B-4F900C Arkusz danych(HTML) 2 Page - Lattice Semiconductor |
2 / 89 page Lattice Semiconductor ispXPGA Family Data Sheet 2 ispXPGA Family Overview The ispXPGA family of devices allows the creation of high-performance logic designs that are both non-volatile and infinitely re-programmable. Other FPGA solutions force a compromise being either re-programmable or non-vola- tile. This family couples this capability with a mainstream architecture containing the features required for today’s system-level design. Electrically Erasable CMOS (E2CMOS) memory cells provide the ispXPGA family with non-volatile capability. These allow logic to be functional microseconds after power is applied, allowing easy interfacing in many applica- tions. This capability also means that expensive external configuration memories are not required and that designs can be secured from unauthorized read back. Internal SRAM cells allow the device to be infinitely reconfigured if desired. Both the SRAM and E2CMOS cells can be programmed and verified through the IEEE 1532 industry stan- dard. Additionally, the SRAM cells can be configured and read-back through the sysCONFIG™ peripheral port. The family spans the density and I/O range required for the majority of today’s logic designs, 139K to 1.25M system gates and 160 to 496 I/O. The devices are available for operation from 1.8V, 2.5V, and 3.3V power supplies, provid- ing easy integration into the overall system. The system-level needs of designers are met through the incorporation of sysMEM dual-port memory blocks, sysIO advanced I/O support, and sysCLOCK Phase Locked Loops (PLLs). High-speed serial communications are supported through multiple sysHSI blocks, which provide clock data recovery (CDR) and serialization/de-serializa- tion (SERDES). The ispLEVER™ design tool from Lattice allows designers easy implementation of designs using the ispXPGA product. Synthesis library support is available for the major logic synthesis tools. The ispLEVER tool takes the out- put from these common synthesis packages and place and routes the design in the ispXPGA product. The tool allows floor planning and the management of other constraints within the device. The tool also provides outputs to common timing analysis tools for timing analysis. To increase designer productivity, Lattice provides a variety of pre-designed modules referred to as IP cores for the ispXPGA product. These IP cores allow designers to concentrate on the unique portions of their design while using pre-designed block to implement standard functions such as bus-interfaces, standard communication-interfaces, and memory-controllers. Through the use of advanced technology and innovative architecture the ispXPGA FPGA devices provide design- ers with excellent speed performance. Although design dependent, many typical designs can run at over 150MHz. Certain designs can run at over 300MHz. Table 2 details the performance of several building blocks commonly used by logic designers. Table 2. ispXPGA Speed Performance for Typical Building Blocks Function Performance 8:1 Asynch MUX 150 MHz 1:32 Asynch Demultiplexer 125 MHz 8 x 8 2-LL Piped Multiplier 225 MHz 32-bit Up/Down Counter 290 MHz 32-bit Shift Register 360 MHz |
Podobny numer części - LFX1200B-4F900C |
|
Podobny opis - LFX1200B-4F900C |
|
|
Link URL |
Polityka prywatności |
ALLDATASHEET.PL |
Czy Alldatasheet okazała się pomocna? [ DONATE ] |
O Alldatasheet | Reklama | Kontakt | Polityka prywatności | Linki | Lista producentów All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |