Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

CDCM1802RGTT Arkusz danych(PDF) 10 Page - Texas Instruments

Click here to check the latest version.
Numer części CDCM1802RGTT
Szczegółowy opis  CLOCK BUFFER WITH PROGRAMMABLE DIVIDER, LVPECL I/O ADDITIONAL LVCMOS OUTPUT
Download  22 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  TI [Texas Instruments]
Strona internetowa  http://www.ti.com
Logo TI - Texas Instruments

CDCM1802RGTT Arkusz danych(HTML) 10 Page - Texas Instruments

Back Button CDCM1802RGTT Datasheet HTML 6Page - Texas Instruments CDCM1802RGTT Datasheet HTML 7Page - Texas Instruments CDCM1802RGTT Datasheet HTML 8Page - Texas Instruments CDCM1802RGTT Datasheet HTML 9Page - Texas Instruments CDCM1802RGTT Datasheet HTML 10Page - Texas Instruments CDCM1802RGTT Datasheet HTML 11Page - Texas Instruments CDCM1802RGTT Datasheet HTML 12Page - Texas Instruments CDCM1802RGTT Datasheet HTML 13Page - Texas Instruments CDCM1802RGTT Datasheet HTML 14Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 22 page
background image
CDCM1802
CLOCK BUFFER WITH PROGRAMMABLE DIVIDER,
LVPECL I/O + ADDITIONAL LVCMOS OUTPUT
SCAS759 − APRIL 2004
10
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
control input characteristics over recommended operating free-air temperature range
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNITS
tsu
Setup time, S0, S1, and EN pin before clock IN
25
ns
th
Hold time, S0, S1, and EN pin after clock IN
0
ns
t(disable)
Time between latching the EN low transition and when all
outputs are disabled (how much time is required until the
outputs turn off)
10
ns
t(enable)
Time between latching the EN low-to-high transition and
when outputs are enabled based on control settings (how
much time passes before the outputs carry valid signals)
1
µs
Rpullup
Internal pullup resistor on S0, S1, and EN input
42
60
78
kΩ
VIH(H)
Three level input high, S0, S1, and EN pin, see Note 1
0.9xVDD
V
VIM(M)
Three level input MID, S0, S1, and EN pin
0.3xVDD
0.7xVDD
V
VIL(L)
Three level low, S0, S1, and EN pin
0.1xVDD
V
IIH
Input current, S0, S1, and EN pin
VI = VDD
−5
µA
IIL
Input current, S0, S1, and EN pin
VI = GND
38
85
µA
NOTES: 1. Leaving this pin floating automatically pulse the logic level high to VDD through an internal pullup resistor of 60 kΩ.
bias voltage VBB over recommended operating free-air temperature range
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNITS
VBB
Output reference voltage
VDD = 3 V − 3.6 V, IBB = −0.2 mA
VDD − 1.4
VDD − 1.2
V
I − Load − mA
0.0
0.5
1.0
1.5
2.0
2.5
3.0
3.5
4.0
−5
0
5
101520
253035
VDD = 3.3 V
OUTPUT REFERENCE VOLTAGE (VBB)
vs
LOAD
Figure 7


Podobny numer części - CDCM1802RGTT

ProducentNumer częściArkusz danychSzczegółowy opis
logo
Texas Instruments
CDCM1802RGTT TI1-CDCM1802RGTT Datasheet
1Mb / 30P
[Old version datasheet]   CDCM1802 Clock Buffer With Programmable Divider, LVPECL I/O Additional LVCMOS Output
CDCM1802RGTTG4 TI1-CDCM1802RGTTG4 Datasheet
1Mb / 30P
[Old version datasheet]   CDCM1802 Clock Buffer With Programmable Divider, LVPECL I/O Additional LVCMOS Output
More results

Podobny opis - CDCM1802RGTT

ProducentNumer częściArkusz danychSzczegółowy opis
logo
Texas Instruments
CDCM1802 TI1-CDCM1802_15 Datasheet
1Mb / 30P
[Old version datasheet]   CDCM1802 Clock Buffer With Programmable Divider, LVPECL I/O Additional LVCMOS Output
CDCM1804 TI-CDCM1804 Datasheet
589Kb / 24P
[Old version datasheet]   1:3 LVPECL CLOCK BUFFER ADDITIONAL LVCMOS OUTPUT AND PROGRAMMABLE DIVIDER
CDCM1804 TI1-CDCM1804_17 Datasheet
623Kb / 27P
[Old version datasheet]   1:3 LVPECL CLOCK BUFFER ADDITIONAL LVCMOS OUTPUT AND PROGRAMMABLE DIVIDER
CDCP1803 TI-CDCP1803 Datasheet
308Kb / 19P
[Old version datasheet]   1:3 LVPECL CLOCK BUFFER WITH PROGRAMMABLE DIVIDER
CDCP1803-EP TI1-CDCP1803-EP Datasheet
595Kb / 24P
[Old version datasheet]   1:3 LVPECL CLOCK BUFFER WITH PROGRAMMABLE DIVIDER
logo
Micrel Semiconductor
SY89874U MICREL-SY89874U Datasheet
180Kb / 10P
   2.5GHz ANY DIFF. IN-TO-LVPECL PROGRAMMABLE CLOCK DIVIDER/FANOUT BUFFER WITH INTERNAL TERMINATION
SY89874U MICREL-SY89874U_07 Datasheet
111Kb / 10P
   2.5GHz ANY DIFF. IN-TO-LVPECL PROGRAMMABLE CLOCK DIVIDER/FANOUT BUFFER WITH INTERNAL TERMINATION
logo
Renesas Technology Corp
ICS87001I-01 RENESAS-ICS87001I-01 Datasheet
579Kb / 15P
   LVCMOS/LVTTL Clock Divider
JANUARY 23, 2013
logo
Integrated Device Techn...
8536I-33 IDT-8536I-33 Datasheet
347Kb / 19P
   LVPECL/LVCMOS Fanout Buffer
8T73S208A-01 IDT-8T73S208A-01_16 Datasheet
438Kb / 24P
   2.5V, 3.3V Differential LVPECL Clock Divider and Buffer
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22


Arkusz danych Pobierz

Go To PDF Page


Link URL




Polityka prywatności
ALLDATASHEET.PL
Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com