Preliminary datasheet
7
Version: DM9102D-DS-P02
Jan. 14, 2005
master device to stop the current transaction.
30
PERR#
I/O
Parity Error
The DM9102D as a master or slave will assert this signal low
to indicate a parity error on any incoming data.
31
SERR#
I/O
System Error
This signal is asserted low when address parity is detected
with enabled PCICS bit31 (detected parity error.) The system
error asserts two clock cycles after the falling address if an
address parity error is detected.
33
PAR
I/O
Parity
This signal indicates even parity across AD0~AD31 and
C/BE0#~C/BE3# including the PAR pin. This signal is an
output for the master and an input for the slave device. It is
stable and valid one clock after the address phase.
2,20,34,48
C/BE3#
C/BE2#
C/BE1#
C/BE0#
I/O
Bus Command/Byte Enable
During the address phase, these signals define the bus
command or the type of bus transaction that will take place.
During the data phase these pins indicate which byte lanes
contain valid data. C/BE0# applies to bit7-0 and C/BE3#
applies to bit31-24.
121,122,123,124,126,127,
128,1,6,7,10,11,13,14,16,
17,38,39,40,41,43,44,47,
49,50,51,54,55,56,57,59,
60
AD31~AD0/
MA17~MA0
I/O
Address & Data or Boot ROM Address
These are multiplexed address and data bus signals. As a
bus master, the DM9102D will drive address during the first
bus phase. During subsequent phases, the DM9102D will
either read or write data expecting the target to increment its
address pointer. As a target, the DM9102D will decode each
address on the bus and respond if it is the target being
addressed.
AD17~AD0 can also be used as boot ROM address
MA17~MA0 when the boot ROM is accessed.
5.2 Boot ROM and EEPROM Interfaces
Pin No.
128LQFP
Pin Name
I/O
Description
62
MD0/EEDI
I
Boot ROM Data Input/EEPROM Data In
This is a multiplexed pin used by EEDI and MD0.
When boot ROM is selected, it acts as boot ROM data input,
otherwise the DM9102D will read the contents of EEPROM
serially through this pin.
63,64,65,66,67,68,69
MD1~MD7
I
Boot ROM Data Input Bus
72
BPCS#/EECS
O
Boot ROM (active low )or EEPROM Chip Selection.
78
EEDO
O
EEPROM Data Out
This pin is used serially to write op-codes, addresses and
data into the EEPROM.
79
EECK
O
EEPROM Serial Clock
This pin is used as the clock for the EEPROM data transfer.
5.3 LED Pins
Pin No.
128LQFP
Pin Name
I/O
Description
87
LINK&ACT#
O/D
LED Output Pin, Active Low
Polish ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
