Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

KM736V689L Arkusz danych(PDF) 4 Page - Samsung semiconductor

Numer części KM736V689L
Szczegółowy opis  64Kx36 Synchronous SRAM
Download  15 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  SAMSUNG [Samsung semiconductor]
Strona internetowa  http://www.samsung.com/Products/Semiconductor
Logo SAMSUNG - Samsung semiconductor

KM736V689L Arkusz danych(HTML) 4 Page - Samsung semiconductor

  KM736V689L Datasheet HTML 1Page - Samsung semiconductor KM736V689L Datasheet HTML 2Page - Samsung semiconductor KM736V689L Datasheet HTML 3Page - Samsung semiconductor KM736V689L Datasheet HTML 4Page - Samsung semiconductor KM736V689L Datasheet HTML 5Page - Samsung semiconductor KM736V689L Datasheet HTML 6Page - Samsung semiconductor KM736V689L Datasheet HTML 7Page - Samsung semiconductor KM736V689L Datasheet HTML 8Page - Samsung semiconductor KM736V689L Datasheet HTML 9Page - Samsung semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 15 page
background image
PRELIMINARY
KM736V689/L
64Kx36 Synchronous SRAM
- 4 -
Rev 1.0
April 1997
FUNCTION DESCRIPTION
The KM736V689/L is a synchronous SRAM designed to support the burst address accessing sequence of the P6 and Power PC
based microprocessor. All inputs (with the exception of OE, LBO and ZZ) are sampled on rising clock edges. The start and duration
of the burst access is controlled by ADSC, ADSP and ADV and chip select pins.
The accesses are enabled with the chip select signals and output enabled signals. Wait states are inserted into the access with
ADV.
When ZZ is pulled high, the SRAM will enter a Power Down State. At this time, internal state of the SRAM is preserved. When ZZ
returns to low, the SRAM normally operates after 2 cycles of wake up time. ZZ pin is pulled down internally.
Read cycles are initiated with ADSP(regardless of WEx and ADSC) using the new external address clocked into the on-chip address
register whenever ADSP is sampled low, the chip selects are sampled active, and the output buffer is enabled with OE. In read oper-
ation the data of cell array accessed by the current address, registered in the Data-out registers by the positive edge of CLK, are car-
ried to the Data-out buffer by the next positive edge of CLK. The data, registered in the Data-out buffer, are projected to the output
pins. ADV is ignored on the clock edge that samples ADSP asserted, but is sampled on the subsequent clock edges. The address
increases internally for the next access of the burst when WEx are sampled High and ADV is sampled low. And ADSP is blocked to
control signals by disabling CS1.
All byte write is done by GW(regaedless of BW and WEx.), and each byte write is performed by the combination of BW and WEx
when GW is high.
Write cycles are performed by disabling the output buffers with OE and asserting WEx. WEx are ignored on the clock edge that sam-
ples ADSP low, but are sampled on the subsequent clock edges. The output buffers are disabled when WEx are sampled
Low(regaedless of OE). Data is clocked into the data input register when WEx sampled Low. The address increases internally to the
next address of burst, if both WEx and ADV are sampled Low. Individual byte write cycles are performed by any one or more byte
write enable signals(WEa, WEb, WEc or WEd) sampled low. The WEa control DQa0 ~ DQa7 and DQPa, WEb controls DQb0 ~ DQb7
and DQPb, WEc controls DQc0 ~ DQc7 and DQPc, and WEd control DQd0 ~ DQd7 and DQPd. Read or write cycle may also be initi-
ated with ADSC, instead of ADSP. The differences between cycles initiated with ADSC and ADSP as are follows;
ADSP must be sampled high when ADSC is sampled low to initiate a cycle with ADSC.
WEx are sampled on the same clock edge that sampled ADSC low(and ADSP high).
Addresses are generated for the burst access as shown below, The starting point of the burst sequence is provided by the external
address. The burst address counter wraps around to its initial state upon completion. The burst sequence is determined by the state
of the LBO pin. When this pin is Low, linear burst sequence is selected. When this pin is High, Interleaved burst sequence is
selected.
BURST SEQUENCE TABLE
(Interleaved Burst)
LBO PIN
HIGH
Case 1
Case 2
Case 3
Case 4
A1
A0
A1
A0
A1
A0
A1
A0
First Address
Fourth Address
0
0
1
1
0
1
0
1
0
0
1
1
1
0
1
0
1
1
0
0
0
1
0
1
1
1
0
0
1
0
1
0
BURST SEQUENCE TABLE
(Linear Burst)
NOTE : 1. LBO pin must be tied to High or Low, and Floating State must not be allowed.
LBO PIN
LOW
Case 1
Case 2
Case 3
Case 4
A1
A0
A1
A0
A1
A0
A1
A0
First Address
Fourth Address
0
0
1
1
0
1
0
1
0
1
1
0
1
0
1
0
1
1
0
0
0
1
0
1
1
0
0
1
1
0
1
0


Podobny numer części - KM736V689L

ProducentNumer częściArkusz danychSzczegółowy opis
logo
Samsung semiconductor
KM736V689A SAMSUNG-KM736V689A Datasheet
449Kb / 15P
   64Kx36 Synchronous SRAM
More results

Podobny opis - KM736V689L

ProducentNumer częściArkusz danychSzczegółowy opis
logo
Samsung semiconductor
KM736V687A SAMSUNG-KM736V687A Datasheet
476Kb / 16P
   64Kx36 Synchronous SRAM
KM736V689A SAMSUNG-KM736V689A Datasheet
449Kb / 15P
   64Kx36 Synchronous SRAM
K7A203200B SAMSUNG-K7A203200B Datasheet
357Kb / 16P
   64Kx36/x32 Synchronous SRAM
K7A203600A SAMSUNG-K7A203600A Datasheet
413Kb / 15P
   64Kx36-Bit Synchronous Pipelined Burst SRAM
DS_K6X8016C3B SAMSUNG-DS_K6X8016C3B Datasheet
130Kb / 9P
   64Kx36 & 64Kx32-Bit Synchronous Pipelined Burst SRAM
KM736V687 SAMSUNG-KM736V687 Datasheet
461Kb / 15P
   64Kx36-Bit Synchronous Burst SRAM, 3.3V Power Datasheets for 100TQFP
logo
Integrated Device Techn...
IDT71V547S IDT-IDT71V547S Datasheet
711Kb / 20P
   Synchronous SRAM
logo
Integrated Silicon Solu...
IS61LF6432A ISSI-IS61LF6432A Datasheet
91Kb / 16P
   64K x 32, 64Kx36 SYNCHRONOUS FLOW-THROUGH STATIC RAM
logo
Samsung semiconductor
KM732V595L SAMSUNG-KM732V595L Datasheet
484Kb / 15P
   32Kx32 Synchronous SRAM
KM732V688 SAMSUNG-KM732V688 Datasheet
509Kb / 15P
   64Kx32 Synchronous SRAM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15


Arkusz danych Pobierz

Go To PDF Page


Link URL




Polityka prywatności
ALLDATASHEET.PL
Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com