Zakładka z wyszukiwarką danych komponentów
  Polish  ▼

Delete All
ON OFF
ALLDATASHEET.PL

X  

Preview PDF Download HTML

AD1836A Arkusz danych(PDF) 12 Page - Analog Devices

Numer części AD1836A
Szczegółowy opis  Multichannel 96 kHz Codec
Download  24 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  AD [Analog Devices]
Strona internetowa  http://www.analog.com
Logo AD - Analog Devices

AD1836A Arkusz danych(HTML) 12 Page - Analog Devices

Back Button AD1836A Datasheet HTML 8Page - Analog Devices AD1836A Datasheet HTML 9Page - Analog Devices AD1836A Datasheet HTML 10Page - Analog Devices AD1836A Datasheet HTML 11Page - Analog Devices AD1836A Datasheet HTML 12Page - Analog Devices AD1836A Datasheet HTML 13Page - Analog Devices AD1836A Datasheet HTML 14Page - Analog Devices AD1836A Datasheet HTML 15Page - Analog Devices AD1836A Datasheet HTML 16Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 12 / 24 page
background image
AD1836A
through an FPGA or other large digital chip before being
applied to the AD1836A. In most cases, this will induce clock
jitter due to the fact that the clock signal is sharing common
power and ground connections with other unrelated digital
output signals.
The six DAC channels use a common serial bit clock to clock in
the serial data and a common left-right framing clock. The four
ADC channels output a common serial bit clock and a left-right
framing clock. The clock signals are all synchronous with the
sample rate.
RESET AND POWER-DOWN
Reset will power down the chip and set the control registers to
their default settings. After reset is de-asserted, an initialization
routine will run inside the AD1836A to clear all memories to
zero. This initialization lasts for approximately 4500 MCLKs.
The power-down bit in the DAC Control Register 1 and ADC
Control Register 1 will power down the respective digital
section. The analog circuitry does not power down. All other
register settings are retained.
To avoid possible synchronization problems, if MCLK is 512 fS
or 768 fS, the clock rate should be set in ADC Control Register 3
within the first 3072 MCLK cycles after reset, or DLRCLK and
DBCLK should be withheld until after the internal initialization
completes (see above).
SERIAL CONTROL PORT
The AD1836A has an SPI compatible control port that permits
programming the internal control registers for the ADCs and
DACs and for reading the ADC signal level from the internal
peak detectors. The DAC output levels may be independently
programmed by means of an internal digital attenuator
adjustable in 1024 linear steps.
The SPI control port is a 4-wire serial control port. The format
is similar to the Motorola SPI format except the input data-word
is 16 bits wide. The maximum serial bit clock frequency is 8 MHz
and may be completely asynchronous to the sample rate of the
ADCs and DACs. Figure 3 shows the format of the SPI signal.
All control registers are write-only. They cannot be read back.
The ADC peak registers are read-only. They are reset to zero each
time they are read and are updated at the next sample time.
Due to an anomaly in the SPI interface, when a write to a DAC
control register follows after a read or a write to an ADC
register, it may not be executed properly. Any such write should
be performed twice.
CLATCH
CCLK
CDATA
COUT
D15
D9
D0
D14
D8
D0
Figure 3. Format of SPI Signal
Rev. 0 | Page 12 of 24


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24 


Arkusz danych Pobierz

Go To PDF Page

Powiązane numery części

Numer częściSzczegółowy opisHtml ViewProducent
AD1836 Multichannel 96 kHz Codec 1  2  3  4  5  More Analog Devices
CS42436 108 dB 192 kHz 6-in 6-out TDM CODEC 1  2  3  4  5  More Cirrus Logic
STAC9460 Two and Six-Channel 24-Bit 192 kHz Audio Codec 1  2  3  4  5  More List of Unclassifed Manufacturers
CS4271 24-Bit 192 kHz Stereo Audio CODEC 1  2  3  4  5  More Cirrus Logic
CS42438 108 dB 192 kHz 6-in 8-out TDM CODEC 1  2  3  4  5  More Cirrus Logic
AD1839 2 ADC 6 DAC 96 kHz 24-Bit sigma-delta Codec 1  2  3  4  5  More Analog Devices
T8531A T8531A/8532 Multichannel Programmable Codec Chip Set 1  2  3  4  5  More Agere Systems
CS42448 108 dB 192 kHz 6-in 8-out CODEC 1  2  3  4  5  More Cirrus Logic
CS42516 110 dB 192 kHz 6-Ch Codec with S/PDIF Receiver 1  2  3  4  5  More Cirrus Logic
AD1835 2 ADC 8 DAC 96 kHz 24-Bit Codec 1  2  3  4  5  More Analog Devices

Link URL




Polityka prywatności
ALLDATASHEET.PL
Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn