Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

74F50728 Arkusz danych(PDF) 4 Page - NXP Semiconductors

Numer części 74F50728
Szczegółowy opis  Synchronizing cascaded dual positive edge-triggered D-type flip-flop
Download  12 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  PHILIPS [NXP Semiconductors]
Strona internetowa  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

74F50728 Arkusz danych(HTML) 4 Page - NXP Semiconductors

  74F50728 Datasheet HTML 1Page - NXP Semiconductors 74F50728 Datasheet HTML 2Page - NXP Semiconductors 74F50728 Datasheet HTML 3Page - NXP Semiconductors 74F50728 Datasheet HTML 4Page - NXP Semiconductors 74F50728 Datasheet HTML 5Page - NXP Semiconductors 74F50728 Datasheet HTML 6Page - NXP Semiconductors 74F50728 Datasheet HTML 7Page - NXP Semiconductors 74F50728 Datasheet HTML 8Page - NXP Semiconductors 74F50728 Datasheet HTML 9Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 12 page
background image
Philips Semiconductors
Product specification
74F50728
Synchronizing cascaded dual positive
edge-triggered D-type flip-flop
September 14, 1990
4
characteristics are greatly improved over using two separate flops
that are cascaded. The pin compatibility with the 74F74 allows for
plug–in retrofitting of previously designed systems.
Because the probability of failure of the 74F50728 is so remote, the
metastability characteristics of the part were empirically determined
based on the characteristics of its sister part, the 74F5074. The
table below shows the 74F5074 metastability characteristics.
Having determined the T0 and τ of the flop, calculating the mean
time between failures (MTBF) for the 74F50728 is simple. It is,
however, somewhat different than calculating MTBF for a typical part
because data requires two clock pulses to transit from the input to
the output. Also, in this case a failure is considered of the output
beyond the normal propagation delay.
Suppose a designer wants to use the flop for synchronizing
asynchronous data that is arriving at 10MHz (as measured by a
frequency counter), and is using a clock frequency of 50MHz. He
simply plugs his number into the equation below:
MTBF = e(t’/t)/TofCfI
In this formula, fC is the frequency of the clock, fI is the average
input event frequency, and t’ is the period of the clock input (20
nanoseconds). In this situation the fI will be twice the data
frequency of 20 MHz because input events consist of both of low
and high data transitions. From Fig. 2 it is clear that the MTBF is
greater than 1041 seconds. Using the above formula the actual
MTBF is 2.23 X 1042 seconds or about 7 X 1034 years.
TYPICAL VALUES FOR
τ AND T0 AT VARIOUS VCCS AND TEMPERATURES
Tamb = 0°C
Tamb = 25°C
Tamb = 70°C
τ
T0
τ
T0
τ
T0
VCC = 5.5V
125ps
1.0 X 109 sec
138ps
5.4 X 106 sec
160ps
1.7 X 105 sec
VCC = 5.0V
115ps
1.3 X 1010 sec
135ps
9.8 X 106 sec
167ps
3.9 X 104 sec
VCC = 4.5V
115ps
3.4 X 1013 sec
132ps
5.1 X 108 sec
175ps
7.3 X 104 sec
MEAN TIME BETWEEN FAILURES VERSUS DATA FREQUENCY AT VARIOUS CLOCK FREQUENCY
1070
1060
1050
1040
1030
1020
1010
1000
1K
100K
10M
Data frequency (Hz)
Mean time
between failures
(seconds)
Clock = 40MHz
Clock = 50MHz
Clock = 650MHz
Clock = 70MHz
Clock = 80MHz
Clock = 100MHz
1 billion years
NOTE: VCC = 5V, Tamb = 25°C, τ =135ps, To = 9.8 X 108 sec
SF00610
Figure 2.


Podobny numer części - 74F50728

ProducentNumer częściArkusz danychSzczegółowy opis
logo
NXP Semiconductors
74F50729 PHILIPS-74F50729 Datasheet
94Kb / 12P
   Synchronizing dual D-type flip-flop with edge-triggered set and reset with metastable immune characteristics
1990 Sep 14
More results

Podobny opis - 74F50728

ProducentNumer częściArkusz danychSzczegółowy opis
logo
Fairchild Semiconductor
74AC74 FAIRCHILD-74AC74 Datasheet
104Kb / 9P
   Dual D-Type Positive Edge-Triggered Flip-Flop
logo
National Semiconductor ...
54AC74 NSC-54AC74 Datasheet
180Kb / 8P
   Dual D-Type Positive Edge-Triggered Flip-Flop
logo
Texas Instruments
SN74AUC2G79 TI-SN74AUC2G79 Datasheet
278Kb / 12P
[Old version datasheet]   DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP
SN74AUC2G80 TI1-SN74AUC2G80_16 Datasheet
851Kb / 15P
[Old version datasheet]   DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP
SN74LVC2G80 TI-SN74LVC2G80_08 Datasheet
459Kb / 14P
[Old version datasheet]   DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP
SN74LVC2G80 TI-SN74LVC2G80 Datasheet
279Kb / 13P
[Old version datasheet]   DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP
logo
Fairchild Semiconductor
74AC74 FAIRCHILD-74AC74_05 Datasheet
111Kb / 10P
   Dual D-Type Positive Edge-Triggered Flip-Flop
logo
Texas Instruments
SN74LV74A-Q1 TI1-SN74LV74A-Q1_15 Datasheet
847Kb / 15P
[Old version datasheet]   DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP
logo
Motorola, Inc
MC5474F74 MOTOROLA-MC5474F74 Datasheet
67Kb / 3P
   DUAL D-TYPE POSITIVE EDGE-TRIGGERED FLIP-FLOP
logo
Unisonic Technologies
U74AC74 UTC-U74AC74_15 Datasheet
170Kb / 6P
   DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12


Arkusz danych Pobierz

Go To PDF Page


Link URL




Polityka prywatności
ALLDATASHEET.PL
Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com