Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

74HCT107 Arkusz danych(PDF) 2 Page - NXP Semiconductors

Numer części 74HCT107
Szczegółowy opis  Dual JK flip-flop with reset; negative-edge trigger
Download  7 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  PHILIPS [NXP Semiconductors]
Strona internetowa  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

74HCT107 Arkusz danych(HTML) 2 Page - NXP Semiconductors

  74HCT107 Datasheet HTML 1Page - NXP Semiconductors 74HCT107 Datasheet HTML 2Page - NXP Semiconductors 74HCT107 Datasheet HTML 3Page - NXP Semiconductors 74HCT107 Datasheet HTML 4Page - NXP Semiconductors 74HCT107 Datasheet HTML 5Page - NXP Semiconductors 74HCT107 Datasheet HTML 6Page - NXP Semiconductors 74HCT107 Datasheet HTML 7Page - NXP Semiconductors  
Zoom Inzoom in Zoom Outzoom out
 2 / 7 page
background image
December 1990
2
Philips Semiconductors
Product specification
Dual JK flip-flop with reset; negative-edge trigger
74HC/HCT107
FEATURES
• Output capability: standard
• ICC category: flip-flops
GENERAL DESCRIPTION
The 74HC/HCT107 are high-speed Si-gate CMOS devices
and are pin compatible with low power Schottky TTL
(LSTTL). They are specified in compliance with JEDEC
standard no. 7A.
The 74HC/HCT107 are dual negative-edge triggered
JK-type flip-flops featuring individual J, K, clock (nCP) and
reset (nR) inputs; also complementary Q and Q outputs.
The J and K inputs must be stable one set-up time prior to
the HIGH-to-LOW clock transition for predictable
operation.
The reset (nR) is an asynchronous active LOW input.
When LOW, it overrides the clock and data inputs, forcing
the Q output LOW and the Q output HIGH.
Schmitt-trigger action in the clock input makes the circuit
highly tolerant to slower clock rise and fall times.
QUICK REFERENCE DATA
GND = 0 V; Tamb = 25 °C; tr = tf = 6 ns
Notes
1. CPD is used to determine the dynamic power dissipation (PD in µW):
PD = CPD × VCC2 × fi +∑ (CL × VCC2 × fo) where:
fi = input frequency in MHz
fo = output frequency in MHz
∑ (CL × VCC2 × fo) = sum of outputs
CL = output load capacitance in pF
VCC = supply voltage in V
2. For HC the condition is VI = GND to VCC
For HCT the condition is VI = GND to VCC − 1.5 V.
ORDERING INFORMATION
See
“74HC/HCT/HCU/HCMOS Logic Package Information”.
SYMBOL
PARAMETER
CONDITIONS
TYPICAL
UNIT
HC
HCT
tPHL/ tPLH
propagation delay
CL = 15 pF;
VCC = 5 V
nCP to nQ
16
16
ns
nCP to nQ
1618ns
nR to nQ, nQ
1617ns
fmax
maximum clock frequency
78
73
MHz
CI
input capacitance
3.5
3.5
pF
CPD
power dissipation
capacitance per flip-flop
notes 1 and 2
30
30
pF


Podobny numer części - 74HCT107

ProducentNumer częściArkusz danychSzczegółowy opis
logo
Nexperia B.V. All right...
74HCT107 NEXPERIA-74HCT107 Datasheet
259Kb / 15P
   Dual JK flip-flop with reset; negative-edge trigger
Rev. 6 - 7 July 2021
74HCT107-Q100 NEXPERIA-74HCT107-Q100 Datasheet
259Kb / 15P
   Dual JK flip-flop with reset; negative-edge trigger
Rev. 3 - 7 July 2021
74HCT107D NEXPERIA-74HCT107D Datasheet
259Kb / 15P
   Dual JK flip-flop with reset; negative-edge trigger
Rev. 6 - 7 July 2021
74HCT107D-Q100 NEXPERIA-74HCT107D-Q100 Datasheet
747Kb / 17P
   Dual JK flip-flop with reset; negative-edge trigger
74HCT107D-Q100 NEXPERIA-74HCT107D-Q100 Datasheet
259Kb / 15P
   Dual JK flip-flop with reset; negative-edge trigger
Rev. 3 - 7 July 2021
More results

Podobny opis - 74HCT107

ProducentNumer częściArkusz danychSzczegółowy opis
logo
Nexperia B.V. All right...
74HCT107-Q100 NEXPERIA-74HCT107-Q100 Datasheet
259Kb / 15P
   Dual JK flip-flop with reset; negative-edge trigger
Rev. 3 - 7 July 2021
logo
NXP Semiconductors
74HC73 NXP-74HC73 Datasheet
457Kb / 16P
   Dual JK flip-flop with reset; negative-edge trigger
Rev. 04-19 March 2008
74HC73 PHILIPS-74HC73 Datasheet
52Kb / 7P
   Dual JK flip-flop with reset; negative-edge trigger
Rev. 03-12 November 2004
74LV107 PHILIPS-74LV107 Datasheet
121Kb / 12P
   Dual JK flip-flop with reset; negative-edge trigger
1998 Apr 20
logo
Nexperia B.V. All right...
74HC73-Q100 NEXPERIA-74HC73-Q100 Datasheet
221Kb / 12P
   Dual JK flip-flop with reset; negative-edge trigger
Rev. 1 - 4 December 2020
74HC73 NEXPERIA-74HC73 Datasheet
245Kb / 13P
   Dual JK flip-flop with reset; negative-edge trigger
Rev. 7 - 13 September 2021
74HCT107 NEXPERIA-74HCT107 Datasheet
259Kb / 15P
   Dual JK flip-flop with reset; negative-edge trigger
Rev. 6 - 7 July 2021
74HC107-Q100 NEXPERIA-74HC107-Q100 Datasheet
747Kb / 17P
   Dual JK flip-flop with reset; negative-edge trigger
74HCT112 NEXPERIA-74HCT112 Datasheet
267Kb / 16P
   Dual JK flip-flop with set and reset; negative-edge trigger
Rev. 4 - 11 January 2021
logo
NXP Semiconductors
74HC112 PHILIPS-74HC112 Datasheet
106Kb / 15P
   Dual JK flip-flop with set and reset; negative-edge trigger
1998 Jun 10
More results


Html Pages

1 2 3 4 5 6 7


Arkusz danych Pobierz

Go To PDF Page


Link URL




Polityka prywatności
ALLDATASHEET.PL
Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com