 |
Zakładka z wyszukiwarką danych komponentów |
|
|
Zakładka z wyszukiwarką danych komponentów |
|
WV3HG264M72EEU665D7MG Arkusz danych(PDF) 7 Page - White Electronic Designs Corporation |
|
||||||||||||||||||||||||||||||
WV3HG264M72EEU665D7MG Arkusz danych(HTML) 7 Page - White Electronic Designs Corporation |
|
|
7 / 11 page  WV3HG264M72EEU-D7 May 2006 Rev. 0 ADVANCED 7 White Electronic Designs Corporation • (602) 437-1520 • www.wedc.com White Electronic Designs AC TIMING PARAMETERS VCC = +1.8V ± 0.1V Parameter Symbol 806 665 534 403 Unit Min Max Min Max Min Max Min Max Clock cycle time CL=6 tCK(6) TBD TBD CL=5 tCK(5) TBD TBD 3000 8000 ---- ps CL=4 tCK(4) TBD TBD 3750 8000 3,750 8,000 5,000 8,000 ps CL=3 tCK(3) TBD TBD 5000 8000 5,000 8,000 5,000 8,000 ps CK high-level width tCH TBD TBD 0.45 0.55 0.45 0.55 0.45 0.55 tCK CK low-level width tCL TBD TBD 0.45 0.55 0.45 0.55 0.45 0.55 tCK Half clock period tHP TBD TBD MIN(tCH, tCL) MIN (tCH, tCL) MIN (tCH, tCL) ps Clock jitter tJIT TBD TBD -125 125 -125 125 -125 125 ps DQ output access time from CK/CK# tAC TBD TBD -450 +450 -500 +500 -600 +600 ps Data-out high impedance window from CK/CK# tHZ TBD TBD tAC(MAX) tAC(MAX) tAC(MAX) ps Data-out low-impedance window from CK/CK# tLZ TBD TBD tAC(MIN) tAC(MAX) tAC(MIN) tAC(MAX) tAC(MIN) tAC(MAX) ps DQ and DM input setup time relative to DQS tDS TBD TBD 100 100 150 DQ and DM input hold time relative to DQS tDH TBD TBD 175 225 275 DQ and DM input pulse width (for each input) tDIPW TBD TBD 0.35 0.35 0.35 tCK Data hold skew factor tQHS TBD TBD 340 400 450 ps DQ-DQS hold, DQS to first DQ to go nonvalid, per access tQH TBD TBD tHP - tQHS tHP - tQHS tHP - tQHS ps Data valid output window (DVW) tDVW TBD TBD tQH - tDQSQ tQH - tDQSQ tQH - tDQSQ ns DQS input high pulse width tDQSH TBD TBD 0.35 0.35 0.35 tCK DQS input low pulse width tDQSL TBD TBD 0.35 0.35 0.35 tCK DQS output access time from CK/CK# tDQSCK TBD TBD -400 +400 -450 +450 -500 +500 ps DQS falling edge to CK rising - setup time tDSS TBD TBD 0.2 0.2 0.2 tCK DQS falling edge from CK rising - hold time tDSH TBD TBD 0.2 0.2 0.2 tCK DQS-DQ skew, DOS to last DQ valid, per group, per access tDQSQ TBD TBD 240 300 350 ps DQS read preamble tRPRE TBD TBD 0.9 1.1 0.9 1.1 0.9 1.1 tCK DQS read postamble tRPST TBD TBD 0.4 0.6 0.4 0.6 0.4 0.6 tCK DQS write preamble setup time tWPRES TBD TBD 000 ps DQS write preamble tWPRE TBD TBD 0.35 0.35 0.35 tCK DQS write postamble tWPST TBD TBD 0.4 0.6 0.4 0.6 0.4 0.6 tCK Write command to first DQS latching transition tDQSS TBD TBD WL-0.25 WL+0.25 WL-0.25 WL+0.25 WL-0.25 WL+0.25 tCK AC specification is based on SAMSUNG components. Other DRAM manufacturers specification may be different. |
Podobny numer części - WV3HG264M72EEU665D7MG |
|
Podobny opis - WV3HG264M72EEU665D7MG |
|
|
|
Link URL |
| Polityka prywatności |
| ALLDATASHEET.PL |
| Czy Alldatasheet okazała się pomocna? [ DONATE ] |
O Alldatasheet | Reklama | Kontakt | Polityka prywatności | Linki | Lista producentów All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Polish ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
