Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

74HCT163D Arkusz danych(PDF) 2 Page - NXP Semiconductors

Numer części 74HCT163D
Szczegółowy opis  Presettable synchronous 4-bit binary counter; synchronous reset
Download  11 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  PHILIPS [NXP Semiconductors]
Strona internetowa  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

74HCT163D Arkusz danych(HTML) 2 Page - NXP Semiconductors

  74HCT163D Datasheet HTML 1Page - NXP Semiconductors 74HCT163D Datasheet HTML 2Page - NXP Semiconductors 74HCT163D Datasheet HTML 3Page - NXP Semiconductors 74HCT163D Datasheet HTML 4Page - NXP Semiconductors 74HCT163D Datasheet HTML 5Page - NXP Semiconductors 74HCT163D Datasheet HTML 6Page - NXP Semiconductors 74HCT163D Datasheet HTML 7Page - NXP Semiconductors 74HCT163D Datasheet HTML 8Page - NXP Semiconductors 74HCT163D Datasheet HTML 9Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 2 / 11 page
background image
December 1990
2
Philips Semiconductors
Product specification
Presettable synchronous 4-bit binary
counter; synchronous reset
74HC/HCT163
FEATURES
• Synchronous counting and loading
• Two count enable inputs for n-bit cascading
• Positive-edge triggered clock
• Synchronous reset
• Output capability: standard
• ICC category: MSI
GENERAL DESCRIPTION
The 74HC/HCT163 are high-speed Si-gate CMOS devices
and are pin compatible with low power Schottky TTL
(LSTTL). They are specified in compliance with JEDEC
standard no. 7A.
The 74HC/HCT163 are synchronous presettable binary
counters which feature an internal look-ahead carry and
can be used for high-speed counting.
Synchronous operation is provided by having all flip-flops
clocked simultaneously on the positive-going edge of the
clock (CP).
The outputs (Q0 to Q3) of the counters may be preset to a
HIGH or LOW level. A LOW level at the parallel enable
input (PE) disables the counting action and causes the
data at the data inputs (D0 to D3) to be loaded into the
counter on the positive-going edge of the clock (providing
that the set-up and hold time requirements for PE are met).
Preset takes place regardless of the levels at count enable
inputs (CEP and CET).
For the “163” the clear function is synchronous.
A LOW level at the master reset input (MR) sets all four
outputs of the flip-flops (Q0 to Q3) to LOW level after the
next positive-going transition on the clock (CP) input
(provided that the set-up and hold time requirements for
MR are met). This action occurs regardless of the levels at
PE, CET and CEP inputs.
This synchronous reset feature enables the designer to
modify the maximum count with only one external NAND
gate.
The look-ahead carry simplifies serial cascading of the
counters. Both count enable inputs (CEP and CET) must
be HIGH to count. The CET input is fed forward to enable
the terminal count output (TC). The TC output thus
enabled will produce a HIGH output pulse of a duration
approximately equal to a HIGH level output of Q0. This
pulse can be used to enable the next cascaded stage.
The maximum clock frequency for the cascaded counters
is determined by the CP to TC propagation delay and CEP
to CP set-up time, according to the following formula:
fmax
1
t
P max
() (CPtoTC)
t
SU (CEP to CP)
+
-------------------------------------------------------------------------------------------------
=
QUICK REFERENCE DATA
GND = 0 V; Tamb =25 °C; tr =tf =6ns
SYMBOL
PARAMETER
CONDITIONS
TYPICAL
UNIT
HC
HCT
tPHL/ tPLH
propagation delay
CP to Qn
CP to TC
CET to TC
CL =15pF;
VCC =5V
17
21
11
20
25
14
ns
ns
ns
fmax
maximum clock frequency
51
50
MHz
CI
input capacitance
3.5
3.5
pF
CPD
power dissipation
capacitance per package
notes 1 and 2
33
35
pF
Notes
1. CPD is used to determine the
dynamic power dissipation
(PD in µW):
PD =CPD × VCC2 × fi +
∑ (CL × VCC2 × fo)
where:
fi = input frequency in MHz
fo = output frequency in MHz
∑ (CL × VCC2 × fo) = sum of
outputs
CL = output load capacitance in
pF
VCC = supply voltage in V
2. For HC the condition is
VI = GND to VCC
For HCT the condition is
VI = GND to VCC − 1.5 V


Podobny numer części - 74HCT163D

ProducentNumer częściArkusz danychSzczegółowy opis
logo
Nexperia B.V. All right...
74HCT163D NEXPERIA-74HCT163D Datasheet
309Kb / 20P
   Presettable synchronous 4-bit binary counter; synchronous reset
Rev. 5 - 12 October 2018
74HCT163D-Q100 NEXPERIA-74HCT163D-Q100 Datasheet
294Kb / 19P
   Presettable synchronous 4-bit binary counter; synchronous reset
74HCT163D-Q100 NEXPERIA-74HCT163D-Q100 Datasheet
292Kb / 19P
   Presettable synchronous 4-bit binary counter; synchronous reset
Rev. 2 - 12 October 2018
74HCT163DB NEXPERIA-74HCT163DB Datasheet
309Kb / 20P
   Presettable synchronous 4-bit binary counter; synchronous reset
Rev. 5 - 12 October 2018
More results

Podobny opis - 74HCT163D

ProducentNumer częściArkusz danychSzczegółowy opis
logo
NXP Semiconductors
74LV163 PHILIPS-74LV163 Datasheet
142Kb / 14P
   Presettable synchronous 4-bit binary counter; synchronous reset
1998 Apr 30
logo
Nexperia B.V. All right...
74HCT163 NEXPERIA-74HCT163 Datasheet
309Kb / 20P
   Presettable synchronous 4-bit binary counter; synchronous reset
Rev. 5 - 12 October 2018
74LVC163 NEXPERIA-74LVC163 Datasheet
295Kb / 18P
   Presettable synchronous 4-bit binary counter; synchronous reset
Rev. 7 - 19 April 2021
74HC163-Q100 NEXPERIA-74HC163-Q100 Datasheet
294Kb / 19P
   Presettable synchronous 4-bit binary counter; synchronous reset
logo
NXP Semiconductors
74LVC163 PHILIPS-74LVC163 Datasheet
115Kb / 12P
   Presettable synchronous 4-bit binary counter; synchronous reset
1998 May 20
logo
Nexperia B.V. All right...
74HCT163-Q100 NEXPERIA-74HCT163-Q100 Datasheet
292Kb / 19P
   Presettable synchronous 4-bit binary counter; synchronous reset
Rev. 2 - 12 October 2018
logo
NXP Semiconductors
74HC161 PHILIPS-74HC161 Datasheet
83Kb / 12P
   Presettable synchronous 4-bit binary counter; asynchronous reset
December 1990
74LV161 PHILIPS-74LV161 Datasheet
148Kb / 16P
   Presettable synchronous 4-bit binary counter; asynchronous reset
1997 May 15
logo
Nexperia B.V. All right...
74HC161-Q100 NEXPERIA-74HC161-Q100 Datasheet
272Kb / 17P
   Presettable synchronous 4-bit binary counter; asynchronous reset
74HC161 NEXPERIA-74HC161 Datasheet
279Kb / 17P
   Presettable synchronous 4-bit binary counter; asynchronous reset
Rev. 5 - 16 March 2021
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11


Arkusz danych Pobierz

Go To PDF Page


Link URL




Polityka prywatności
ALLDATASHEET.PL
Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com