Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

74HCT191N Arkusz danych(PDF) 2 Page - NXP Semiconductors

Numer części 74HCT191N
Szczegółowy opis  Presettable synchronous 4-bit binary up/down counter
Download  14 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  PHILIPS [NXP Semiconductors]
Strona internetowa  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

74HCT191N Arkusz danych(HTML) 2 Page - NXP Semiconductors

  74HCT191N Datasheet HTML 1Page - NXP Semiconductors 74HCT191N Datasheet HTML 2Page - NXP Semiconductors 74HCT191N Datasheet HTML 3Page - NXP Semiconductors 74HCT191N Datasheet HTML 4Page - NXP Semiconductors 74HCT191N Datasheet HTML 5Page - NXP Semiconductors 74HCT191N Datasheet HTML 6Page - NXP Semiconductors 74HCT191N Datasheet HTML 7Page - NXP Semiconductors 74HCT191N Datasheet HTML 8Page - NXP Semiconductors 74HCT191N Datasheet HTML 9Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 2 / 14 page
background image
December 1990
2
Philips Semiconductors
Product specification
Presettable synchronous 4-bit binary
up/down counter
74HC/HCT191
FEATURES
• Synchronous reversible counting
• Asynchronous parallel load
• Count enable control for synchronous expansion
• Single up/down control input
• Output capability: standard
• ICC category: MSI
GENERAL DESCRIPTION
The 74HC/HCT191 are high-speed Si-gate CMOS devices
and are pin compatible with low power Schottky TTL
(LSTTL). They are specified in compliance with JEDEC
standard no. 7A.
The 74HC/HCT191 are asynchronously presettable 4-bit
binary up/down counters. They contain four master/slave
flip-flops with internal gating and steering logic to provide
asynchronous preset and synchronous count-up and
count-down operation.
Asynchronous parallel load capability permits the counter
to be preset to any desired number. Information present on
the parallel data inputs (D0 to D3) is loaded into the counter
and appears on the outputs when the parallel load (PL)
input is LOW. As indicated in the function table, this
operation overrides the counting function.
Counting is inhibited by a HIGH level on the count enable
(CE) input. When CE is LOW internal state changes are
initiated synchronously by the LOW-to-HIGH transition of
the clock input. The up/down (U/D) input signal determines
the direction of counting as indicated in the function table.
The CE input may go LOW when the clock is in either
state, however, the LOW-to-HIGH CE transition must
occur only when the clock is HIGH. Also, the U/D input
should be changed only when either CE or CP is HIGH.
Overflow/underflow indications are provided by two types
of outputs, the terminal count (TC) and ripple clock (RC).
The TC output is normally LOW and goes HIGH when a
circuit reaches zero in the count-down mode or reaches
“15” in the count-up-mode. The TC output will remain
HIGH until a state change occurs, either by counting or
presetting, or until U/D is changed. Do not use the TC
output as a clock signal because it is subject to decoding
spikes. The TC signal is used internally to enable the
RC output. When TC is HIGH and CE is LOW, the RC
output follows the clock pulse (CP). This feature simplifies
the design of multistage counters as shown in Figs 5
and 6.
In Fig.5, each RC output is used as the clock input to the
next higher stage. It is only necessary to inhibit the first
stage to prevent counting in all stages, since a HIGH on
CE inhibits the RC output pulse as indicated in the function
table. The timing skew between state changes in the first
and last stages is represented by the cumulative delay of
the clock as it ripples through the preceding stages. This
can be a disadvantage of this configuration in some
applications.
Fig.6 shows a method of causing state changes to occur
simultaneously in all stages. The RC outputs propagate
the carry/borrow signals in ripple fashion and all clock
inputs are driven in parallel. In this configuration the
duration of the clock LOW state must be long enough to
allow the negative-going edge of the carry/borrow signal to
ripple through to the last stage before the clock goes
HIGH. Since the RC output of any package goes HIGH
shortly after its CP input goes HIGH there is no such
restriction on the HIGH-state duration of the clock.
In Fig.7, the configuration shown avoids ripple delays and
their associated restrictions. Combining the TC signals
from all the preceding stages forms the CE input for a
given stage. An enable must be included in each carry
gate in order to inhibit counting. The TC output of a given
stage it not affected by its own CE signal therefore the
simple inhibit scheme of Figs 5 and 6 does not apply.


Podobny numer części - 74HCT191N

ProducentNumer częściArkusz danychSzczegółowy opis
logo
NXP Semiconductors
74HCT190 PHILIPS-74HCT190 Datasheet
101Kb / 13P
   Presettable synchronous BCD decade up/down counter
December 1990
74HCT190D PHILIPS-74HCT190D Datasheet
101Kb / 13P
   Presettable synchronous BCD decade up/down counter
December 1990
74HCT190DB PHILIPS-74HCT190DB Datasheet
101Kb / 13P
   Presettable synchronous BCD decade up/down counter
December 1990
74HCT190N PHILIPS-74HCT190N Datasheet
101Kb / 13P
   Presettable synchronous BCD decade up/down counter
December 1990
74HCT190PW PHILIPS-74HCT190PW Datasheet
101Kb / 13P
   Presettable synchronous BCD decade up/down counter
December 1990
More results

Podobny opis - 74HCT191N

ProducentNumer częściArkusz danychSzczegółowy opis
logo
NXP Semiconductors
74LVC169 NXP-74LVC169 Datasheet
138Kb / 22P
   Presettable synchronous 4-bit up/down binary counter
Rev. 05-8 June 2009
logo
Texas Instruments
CD74AC191 TI-CD74AC191 Datasheet
51Kb / 10P
[Old version datasheet]   Presettable Synchronous 4-Bit Binary Up/Down Counter
logo
NXP Semiconductors
74HC193 NXP-74HC193 Datasheet
157Kb / 29P
   Presettable synchronous 4-bit binary up/down counter
Rev. 4-24 June 2013
74HC193 NXP-74HC193_13 Datasheet
184Kb / 30P
   Presettable synchronous 4-bit binary up/down counter
Rev. 4-24 June 2013
74LVC169 PHILIPS-74LVC169 Datasheet
124Kb / 14P
   Presettable synchronous 4-bit up/down binary counter
1998 May 20
logo
Nexperia B.V. All right...
74HC193-Q100 NEXPERIA-74HC193-Q100 Datasheet
776Kb / 29P
   Presettable synchronous 4-bit binary up/down counter
74HC191 NEXPERIA-74HC191 Datasheet
296Kb / 18P
   Presettable synchronous 4-bit binary up/down counter
Rev. 6 - 8 September 2021
74HCT193-Q100 NEXPERIA-74HCT193-Q100 Datasheet
330Kb / 24P
   Presettable synchronous 4-bit binary up/down counter
Rev. 3 - 8 September 2021
logo
Texas Instruments
CD54AC191 TI-CD54AC191 Datasheet
53Kb / 10P
[Old version datasheet]   Presettable Synchronous 4-Bit Binary Up/Down Counter
logo
NXP Semiconductors
74HC193 PHILIPS-74HC193 Datasheet
95Kb / 13P
   Presettable synchronous 4-bit binary up/down counter
December 1990
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14


Arkusz danych Pobierz

Go To PDF Page


Link URL




Polityka prywatności
ALLDATASHEET.PL
Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com