Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

74HCT193 Arkusz danych(PDF) 2 Page - NXP Semiconductors

Numer części 74HCT193
Szczegółowy opis  Presettable synchronous 4-bit binary up/down counter
Download  13 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  PHILIPS [NXP Semiconductors]
Strona internetowa  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

74HCT193 Arkusz danych(HTML) 2 Page - NXP Semiconductors

  74HCT193 Datasheet HTML 1Page - NXP Semiconductors 74HCT193 Datasheet HTML 2Page - NXP Semiconductors 74HCT193 Datasheet HTML 3Page - NXP Semiconductors 74HCT193 Datasheet HTML 4Page - NXP Semiconductors 74HCT193 Datasheet HTML 5Page - NXP Semiconductors 74HCT193 Datasheet HTML 6Page - NXP Semiconductors 74HCT193 Datasheet HTML 7Page - NXP Semiconductors 74HCT193 Datasheet HTML 8Page - NXP Semiconductors 74HCT193 Datasheet HTML 9Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 2 / 13 page
background image
December 1990
2
Philips Semiconductors
Product specification
Presettable synchronous 4-bit binary
up/down counter
74HC/HCT193
FEATURES
• Synchronous reversible 4-bit binary counting
• Asynchronous parallel load
• Asynchronous reset
• Expandable without external logic
• Output capability: standard
• ICC category: MSI
GENERAL DESCRIPTION
The 74HC/HCT193 are high-speed Si-gate CMOS devices
and are pin compatible with low power Schottky TTL
(LSTTL). They are specified in compliance with JEDEC
standard no. 7A.
The 74HC/HCT193 are 4-bit synchronous binary up/down
counters. Separate up/down clocks, CPU and
CPD respectively, simplify operation. The outputs change
state synchronously with the LOW-to-HIGH transition of
either clock input. If the CPU clock is pulsed while CPD is
held HIGH, the device will count up. If the CPD clock is
pulsed while CPU is held HIGH, the device will count down.
Only one clock input can be held HIGH at any time, or
erroneous operation will result. The device can be cleared
at any time by the asynchronous master reset input (MR);
it may also be loaded in parallel by activating the
asynchronous parallel load input (PL).
The “193” contains four master-slave JK flip-flops with the
necessary steering logic to provide the asynchronous
reset, load, and synchronous count up and count down
functions.
Each flip-flop contains JK feedback from slave to master,
such that a LOW-to-HIGH transition on the CPD input will
decrease the count by one, while a similar transition on the
CPU input will advance the count by one.
One clock should be held HIGH while counting with the
other, otherwise the circuit will either count by two’s or not
at all, depending on the state of the first flip-flop, which
cannot toggle as long as either clock input is LOW.
Applications requiring reversible operation must make the
reversing decision while the activating clock is HIGH to
avoid erroneous counts.
The terminal count up (TCU) and terminal count down
(TCD) outputs are normally HIGH. When the circuit has
reached the maximum count state of 15, the next
HIGH-to-LOW transition of CPU will cause TCU to go
LOW.
TCU will stay LOW until CPU goes HIGH again, duplicating
the count up clock.
Likewise, the TCD output will go LOW when the circuit is in
the zero state and the CPD goes LOW. The terminal count
outputs can be used as the clock input signals to the next
higher order circuit in a multistage counter, since they
duplicate the clock waveforms. Multistage counters will not
be fully synchronous, since there is a slight delay time
difference added for each stage that is added.
The counter may be preset by the asynchronous parallel
load capability of the circuit. Information present on the
parallel data inputs (D0 to D3) is loaded into the counter
and appears on the outputs (Q0 to Q3) regardless of the
conditions of the clock inputs when the parallel load
(PL) input is LOW. A HIGH level on the master reset (MR)
input will disable the parallel load gates, override both
clock inputs and set all outputs (Q0 to Q3) LOW. If one of
the clock inputs is LOW during and after a reset or load
operation, the next LOW-to-HIGH transition of that clock
will be interpreted as a legitimate signal and will be
counted.


Podobny numer części - 74HCT193

ProducentNumer częściArkusz danychSzczegółowy opis
logo
NXP Semiconductors
74HCT193 NXP-74HCT193 Datasheet
157Kb / 29P
   Presettable synchronous 4-bit binary up/down counter
Rev. 4-24 June 2013
74HCT193 NXP-74HCT193 Datasheet
184Kb / 30P
   Presettable synchronous 4-bit binary up/down counter
Rev. 4-24 June 2013
logo
Nexperia B.V. All right...
74HCT193 NEXPERIA-74HCT193 Datasheet
330Kb / 24P
   Presettable synchronous 4-bit binary up/down counter
Rev. 7 - 8 September 2021
74HCT193-Q100 NEXPERIA-74HCT193-Q100 Datasheet
330Kb / 24P
   Presettable synchronous 4-bit binary up/down counter
Rev. 3 - 8 September 2021
logo
NXP Semiconductors
74HCT193D NXP-74HCT193D Datasheet
157Kb / 29P
   Presettable synchronous 4-bit binary up/down counter
Rev. 4-24 June 2013
More results

Podobny opis - 74HCT193

ProducentNumer częściArkusz danychSzczegółowy opis
logo
NXP Semiconductors
74LVC169 NXP-74LVC169 Datasheet
138Kb / 22P
   Presettable synchronous 4-bit up/down binary counter
Rev. 05-8 June 2009
logo
Texas Instruments
CD74AC191 TI-CD74AC191 Datasheet
51Kb / 10P
[Old version datasheet]   Presettable Synchronous 4-Bit Binary Up/Down Counter
logo
NXP Semiconductors
74HC193 NXP-74HC193 Datasheet
157Kb / 29P
   Presettable synchronous 4-bit binary up/down counter
Rev. 4-24 June 2013
74HC193 NXP-74HC193_13 Datasheet
184Kb / 30P
   Presettable synchronous 4-bit binary up/down counter
Rev. 4-24 June 2013
74LVC169 PHILIPS-74LVC169 Datasheet
124Kb / 14P
   Presettable synchronous 4-bit up/down binary counter
1998 May 20
logo
Nexperia B.V. All right...
74HC193-Q100 NEXPERIA-74HC193-Q100 Datasheet
776Kb / 29P
   Presettable synchronous 4-bit binary up/down counter
74HC191 NEXPERIA-74HC191 Datasheet
296Kb / 18P
   Presettable synchronous 4-bit binary up/down counter
Rev. 6 - 8 September 2021
74HCT193-Q100 NEXPERIA-74HCT193-Q100 Datasheet
330Kb / 24P
   Presettable synchronous 4-bit binary up/down counter
Rev. 3 - 8 September 2021
logo
NXP Semiconductors
74HC191 PHILIPS-74HC191 Datasheet
108Kb / 14P
   Presettable synchronous 4-bit binary up/down counter
December 1990
logo
Texas Instruments
CD54AC191 TI-CD54AC191 Datasheet
53Kb / 10P
[Old version datasheet]   Presettable Synchronous 4-Bit Binary Up/Down Counter
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13


Arkusz danych Pobierz

Go To PDF Page


Link URL




Polityka prywatności
ALLDATASHEET.PL
Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com