 |
Zakładka z wyszukiwarką danych komponentów |
|
|
Zakładka z wyszukiwarką danych komponentów |
|
ADS1000A1IDBVR Arkusz danych(PDF) 9 Page - Analog Devices |
|
||||||||||||||||||||||||||||||
ADS1000A1IDBVR Arkusz danych(HTML) 9 Page - Analog Devices |
|
|
9 / 17 page  www.ti.com CONFIGURATION REGISTER READING FROM THE ADS1000 WRITING TO THE ADS1000 ADS1000 SBAS357 – SEPTEMBER 2006 Bits 1 - 0: PGA A user controls the ADS1000 operating mode and Bits 1 and 0 control the ADS1000 gain setting; see PGA settings via the 8-bit configuration register. The Table 4. configuration register format is shown in Table 3. The default setting is 80H. Table 4. PGA Bits PGA1 PGA0 GAIN Table 3. CONFIGURATION REGISTER 0(1) 0(1) 1(1) 7 6 5 4 3 2 1 0 0 1 2 ST/BSY 0 0 SC 0 0 PGA1 PGA0 1 0 4 1 1 8 Bit 7: ST/BSY (1) Default setting. The meaning of the ST/BSY bit depends on whether it is being written to or read from. In single conversion mode, writing a '1' to the ST/BSY bit causes a conversion to start, and writing A user can read the output register and the contents a '0' has no effect. In continuous conversion mode, of the configuration register from the ADS1000. To the ADS1000 ignores the value written to ST/BSY. do this, address the ADS1000 for reading, and read When read in single conversion mode, ST/BSY three bytes from the device. The first two bytes are indicates whether the A/D converter is busy taking a the output register contents; the third byte is the conversion. If ST/BSY is read as '1', the A/D configuration register contents. converter is busy, and a conversion is taking place; if A user does not always have to read three bytes '0', no conversion is taking place, and the result of from the ADS1000. If only the contents of the output the last conversion is available in the output register. register are needed, read only two bytes. In continuous mode, ST/BSY is always read as '1'. Reading more than three bytes from the ADS1000 Bits 6 - 5: Reserved has no effect. All of the bytes beginning with the fourth byte will be FFh. See Figure 7 for a timing Bits 6 and 5 must be set to zero. diagram of an ADS1000 read operation. Bit 4: SC SC controls whether the ADS1000 is in continuous conversion or single conversion mode. When SC is A user can write new contents into the configuration '1', the ADS1000 is in single conversion mode; when register (the contents of the output register cannot SC is '0', the ADS1000 is in continuous conversion change). To do this, address the ADS1000 for mode. The default setting is '0'. writing, and write one byte to it. This byte is written into the configuration register. Bits 3 - 2: Reserved Writing more than one byte to the ADS1000 has no Bits 3 and 2 must be set to zero. effect. The ADS1000 ignores any bytes sent to it after the first one, and will only acknowledge the first byte. See Figure 8 for a timing diagram of an ADS1000 write operation. 9 |
Podobny numer części - ADS1000A1IDBVR |
|
Podobny opis - ADS1000A1IDBVR |
|
|
|
Link URL |
| Polityka prywatności |
| ALLDATASHEET.PL |
| Czy Alldatasheet okazała się pomocna? [ DONATE ] |
O Alldatasheet | Reklama | Kontakt | Polityka prywatności | Linki | Lista producentów All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Polish ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
