Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

AD6654CBC Arkusz danych(PDF) 4 Page - Analog Devices

Numer części AD6654CBC
Szczegółowy opis  14-Bit, 92.16 MSPS, 4-/6-Channel Wideband IF to Baseband Receiver
Download  88 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  AD [Analog Devices]
Strona internetowa  http://www.analog.com
Logo AD - Analog Devices

AD6654CBC Arkusz danych(HTML) 4 Page - Analog Devices

  AD6654CBC Datasheet HTML 1Page - Analog Devices AD6654CBC Datasheet HTML 2Page - Analog Devices AD6654CBC Datasheet HTML 3Page - Analog Devices AD6654CBC Datasheet HTML 4Page - Analog Devices AD6654CBC Datasheet HTML 5Page - Analog Devices AD6654CBC Datasheet HTML 6Page - Analog Devices AD6654CBC Datasheet HTML 7Page - Analog Devices AD6654CBC Datasheet HTML 8Page - Analog Devices AD6654CBC Datasheet HTML 9Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 88 page
background image
AD6654
Rev. 0 | Page 4 of 88
GENERAL DESCRIPTION
The AD6654 is a mixed-signal IF-to-baseband receiver
consisting of a 14-bit, 92.16 MSPS analog-to-digital converter
(ADC) and a 4-/6-channel, multimode digital down-converter
(DDC) capable of processing up to six WCDMA (wideband
code division multiple access) channels. The AD6654 has been
optimized for the demanding filtering requirements of wide-
band standards such as CDMA2000, UMTS, and TD-SCDMA,
but is flexible enough to support wider standards such as
WiMAX. It is typically used as part of a radio system that
digitally demodulates and filters IF sampled signals.
The ADC stage features a high performance track-and-hold
input amplifier (T/H), integrated voltage reference, and 14-bit
sampling resolution. Input signals up to 200 MHz can be
accurately digitized at encode rates up to 92.16 MSPS. The ADC
data outputs are internally routed directly into the DDC inputs,
where down-conversion, decimation and digital filtering are
performed. An overrange (OVR) output bit provides indication
of excessive ADC input levels. An ADC data-ready (DR) output
bit provides a synchronized clock for the integrated DDC.
Data from the ADC is evaluated for peak or mean power in the
input stage of the DDC, and the result is available to the user via
control register access. The DDC input stage also outputs 3-bit
level-indicator data (EXP) bits that can be used to control the
gain of the external DVGA in 6 dB steps (up to 48 dB) to
optimize signal amplitude into the ADC input.
The DDC stage has the following signal processing stages: six
WCDMA-ready channels, each consisting of a frequency
translator, a fifth-order cascaded integrated comb filter, two sets
of cascaded fixed coefficient FIR and half-band filters, three
cascaded programmable sum of product FIR filters, an
interpolating half-band filter (IHB), and a digital automatic
gain control (AGC) block. Multiple modes are supported for
clocking data out of the chip. Programming is accomplished via
serial or microport interfaces.
Frequency translation is accomplished with a 32-bit complex
numerically controlled oscillator (NCO). The NCO has greater
than 110 dBc SDFR. This stage translates a real input signal
from an intermediate frequency (IF) to a baseband complex
digital output. Phase and amplitude dither can be enabled on-
chip to improve spurious performance of the NCO. A 16-bit
phase-offset word is available to create a known phase relation-
ship between multiple AD6654 chips or channels. The NCO can
also be bypassed.
Following frequency translation is a fifth-order CIC filter with a
programmable decimation between 1 and 32. This filter is used
to efficiently lower the sample rate, while providing sufficient
alias rejection at frequencies at higher offsets from the signal
of interest.
Following the CIC5 are two sets of filters. Each filter set
includes a nondecimating FIR filter and a decimate-by-2 half-
band filter. The FIR1 filter provides about 30 dB of rejection,
while the HB1 provides about 77 dB of rejection. These two sets
of filters can be used together to achieve a 107 dB stop-band
alias rejection, or they can be individually bypassed to save
power.
The FIR2 filter provides about 30 dB of rejection, while the HB2
filter provides about 65 dB of rejection. The filters can be used
together to achieve more than 95 dB stop-band alias rejection,
or they can be individually bypassed to save power. FIR1 and
HB1 filters can run at the maximum ADC data port rate. In
contrast, FIR2 and HB2 can run with a maximum input rate of
75 MSPS (input rate to FIR2 and HB2 filters).
The programmable filtering is divided into three cascaded RAM
coefficient filters (RCFs) for flexible and power-efficient
filtering. The first filter in the cascade is the MRCF, consisting
of a programmable nondecimating FIR. It is followed by
programmable FIR filters (DRCF) with decimation from 1 to
16. They can be used either together to provide high rejection
filters, or independently to save power. The maximum input
rate to the MRCF is one-fourth the PLL clock rate.
The CRCF (Channel RCF) is the last programmable FIR filter
with programmable decimation from 1 to 16. It is typically used
to meet the spectral mask requirements for the air standard of
interest. This could be an RRC, antialiasing filter or any other
real data filter. Decimation in preceding blocks is used to keep
the input rate of this stage as low as possible for the best filter
performance.
The last filter stage in the chain is an interpolate-by-2 half-band
filter, which is used to up-sample the CRCF output to produce
higher output oversampling. Signal rejection requirements for
this stage are relaxed, because preceding filters have already
filtered the blockers and adjacent carriers.
The DDC input port of the AD6654 has its own clock input
used for latching the input data, as well as for providing the
input for an onboard PLL clock multiplier. The output of the
PLL clock is used for processing all filters and processing blocks
beyond the data router following CIC filter. The PLL clock can
be programmed to have a maximum clock rate of 200 MHz.
Typically, the DDC input clock is driven directly from the
integrated ADC’s data-ready (DR) output to ensure proper
synchronization.
A data routing block is used to distribute data from the CICs to
the various channel filters. This block allows multiple back-end
filter chains to work together to process high bandwidth signals
or to make even sharper filter transitions than a single channel


Podobny numer części - AD6654CBC

ProducentNumer częściArkusz danychSzczegółowy opis
logo
Analog Devices
AD6654 AD-AD6654_15 Datasheet
1Mb / 88P
   14-Bit, 92.16 MSPS, 4-/6-Channel Wideband IF to Baseband Receiver
REV. 0
More results

Podobny opis - AD6654CBC

ProducentNumer częściArkusz danychSzczegółowy opis
logo
Analog Devices
AD6654 AD-AD6654_15 Datasheet
1Mb / 88P
   14-Bit, 92.16 MSPS, 4-/6-Channel Wideband IF to Baseband Receiver
REV. 0
logo
Linear Technology
LTM9002 LINER-LTM9002_15 Datasheet
352Kb / 28P
   14-Bit Dual-Channel IF/ Baseband Receiver Subsystem
LTM9002 LINER-LTM9002 Datasheet
354Kb / 28P
   14-Bit Dual-Channel IF/Baseband Receiver Subsystem
logo
Analog Devices
AD6652 AD-AD6652 Datasheet
1Mb / 76P
   12-Bit, 65 MSPS IF to Baseband Diversity Receiver
REV. 0
AD6652 AD-AD6652_15 Datasheet
1Mb / 76P
   12-Bit, 65 MSPS IF to Baseband Diversity Receiver
REV. 0
logo
Texas Instruments
AFE8406IZDQ TI-AFE8406IZDQ Datasheet
3Mb / 151P
[Old version datasheet]   14-BIT, 85 MSPS DUAL ADC, 8-CHANNEL WIDEBAND RECEIVER
AFE8406 TI-AFE8406 Datasheet
5Mb / 138P
[Old version datasheet]   14-Bit, 85 MSPS Dual ADC, 8-Channel Wideband Receiver
AFE8405 TI-AFE8405 Datasheet
3Mb / 152P
[Old version datasheet]   14-BIT, 85-MSPS, SINGLE-ADC, 8-CHANNEL WIDEBAND RECEIVER
logo
Linear Technology
LTM9001-AX LINER-LTM9001-AX_10 Datasheet
855Kb / 30P
   16-Bit IF/Baseband Receiver Subsystem
LTM9001-BX LINER-LTM9001-BX_15 Datasheet
860Kb / 30P
   16-Bit IF/Baseband Receiver Subsystem
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88


Arkusz danych Pobierz

Go To PDF Page


Link URL




Polityka prywatności
ALLDATASHEET.PL
Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com