Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

ADSP-21266SKSTZ-2D Arkusz danych(PDF) 11 Page - Analog Devices

Numer części ADSP-21266SKSTZ-2D
Szczegółowy opis  SHARC Embedded Processor
Download  44 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  AD [Analog Devices]
Strona internetowa  http://www.analog.com
Logo AD - Analog Devices

ADSP-21266SKSTZ-2D Arkusz danych(HTML) 11 Page - Analog Devices

Back Button ADSP-21266SKSTZ-2D Datasheet HTML 7Page - Analog Devices ADSP-21266SKSTZ-2D Datasheet HTML 8Page - Analog Devices ADSP-21266SKSTZ-2D Datasheet HTML 9Page - Analog Devices ADSP-21266SKSTZ-2D Datasheet HTML 10Page - Analog Devices ADSP-21266SKSTZ-2D Datasheet HTML 11Page - Analog Devices ADSP-21266SKSTZ-2D Datasheet HTML 12Page - Analog Devices ADSP-21266SKSTZ-2D Datasheet HTML 13Page - Analog Devices ADSP-21266SKSTZ-2D Datasheet HTML 14Page - Analog Devices ADSP-21266SKSTZ-2D Datasheet HTML 15Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 44 page
background image
ADSP-21266
Rev. B
|
Page 11 of 44
|
May 2005
PIN FUNCTION DESCRIPTIONS
ADSP-21266 pin definitions are listed below. Inputs identified
as synchronous (S) must meet timing requirements with respect
to CLKIN (or with respect to TCK for TMS, TDI). Inputs iden-
tified as asynchronous (A) can be asserted asynchronously to
CLKIN (or to TCK for TRST). Tie or pull unused inputs to
VDDEXT or GND, except for the following:
• DAI_Px, SPICLK, MISO, MOSI, EMU, TMS,TRST, TDI
and AD15
0 (NOTE: These pins have internal pull-up
resistors.)
The following symbols appear in the Type column of Table 3:
A = asynchronous, G = ground, I = input, O = output,
P = power supply, S = synchronous, (A/D) = active drive,
(O/D) = open drain, and T = three-state.
Table 3. Pin Descriptions
Pin
Type
State During and
After Reset
Function
AD15
0
I/O/T
Rev. 0.1 silicon—
AD15
0 pins are
driven low both
during and after
reset.
Rev. 0.2 silicon—
AD15
0 pins are
three-stated and
pulled high both
during and after
reset.
Parallel Port Address/Data. The ADSP-21266 parallel port and its corresponding
DMA unit output addresses and data for peripherals on these multiplexed pins. The
multiplex state is determined by the ALE pin. The parallel port can operate in either
8-bit or 16-bit mode. Each AD pin has a 22.5 k
Ω internal pull-up resistor. See Address
Data Modes on Page 14 for details of the AD pin operation.
For 8-bit mode: ALE is automatically asserted whenever a change occurs in the
upper 16 external address bits, A23
8; ALE is used in conjunction with an external
latch to retain the values of the A23
8.
For 16-bit mode: ALE is automatically asserted whenever a change occurs in the
address bits, A15
0; ALE is used in conjunction with an external latch to retain the
values of the A15
0. To use these pins as flags (FLAG150) set (=1) Bit 20 of the
SYSCTL register and disable the parallel port. See Table 4 on Page 14 for a list of how
the AD15
0 pins map to the flag pins. When configured in the IDP_PDAP_CTL
register, the IDP Channel 0 can use these pins for parallel input data.
RD
O
Output only, driven
high1
Parallel Port Read Enable. RD is asserted low whenever the DSP reads 8-bit or
16-bit data from an external memory device. When AD15
0 are flags, this pin
remains deasserted.
WR
O
Output only, driven
high
1
Parallel Port Write Enable. WR is asserted low whenever the DSP writes 8-bit or
16-bit data to an external memory device. When AD15
0 are flags, this pin remains
deasserted.
ALE
O
Output only, driven
low1
Parallel Port Address Latch Enable. ALE is asserted whenever the DSP drives a
new address on the parallel port address pin. On reset, ALE is active high. However,
it can be reconfigured using software to be active low. When AD15
0 are flags, this
pin remains deasserted.
FLAG3
0
I/O/A
Three-state
Flag Pins. Each FLAG pin is configured via control bits as either an input or output.
As an input, it can be tested as a condition. As an output, it can be used to signal
external peripherals. These pins can be used as an SPI interface slave select output
during SPI mastering. These pins are also multiplexed with the IRQx and the TIMEXP
signals.
In SPI master boot mode, FLAG0 is the slave select pin that must be connected to
an SPI EPROM. FLAG0 is configured as a slave select during SPI master boot. When
Bit 16 is set (=1) in the SYSCTL register, FLAG0 is configured as IRQ0.
When Bit 17 is set (=1) in the SYSCTL register, FLAG1 is configured as IRQ1.
When Bit 18 is set (=1) in the SYSCTL register, FLAG2 is configured as IRQ2.
When Bit 19 is set (=1) in the SYSCTL register, FLAG3 is configured as TIMEXP, which
indicates that the system timer has expired.


Podobny numer części - ADSP-21266SKSTZ-2D

ProducentNumer częściArkusz danychSzczegółowy opis
logo
Analog Devices
ADSP-21266SKSTZ-2D AD-ADSP-21266SKSTZ-2D Datasheet
894Kb / 44P
   Embedded Processor
REV. C
More results

Podobny opis - ADSP-21266SKSTZ-2D

ProducentNumer częściArkusz danychSzczegółowy opis
logo
Analog Devices
ADSP-21261 AD-ADSP-21261 Datasheet
1Mb / 44P
   SHARC Embedded Processor
REV. 0
ADSP-21262 AD-ADSP-21262 Datasheet
1Mb / 44P
   SHARC Processor
REV. A
ADSP-21362 AD-ADSP-21362 Datasheet
2Mb / 52P
   SHARC Processor
REV. A
ADSP-21060CZ-160 AD-ADSP-21060CZ-160 Datasheet
949Kb / 64P
   SHARC Processor
Rev. F
ADSP-21489BSWZ-4B AD-ADSP-21489BSWZ-4B Datasheet
1Mb / 68P
   SHARC Processor
REV. B
ADSP-21477KCPZ-1A AD-ADSP-21477KCPZ-1A Datasheet
1Mb / 76P
   SHARC Processor
REV. C
ADSP-21060CZ-160 AD-ADSP-21060CZ-160 Datasheet
811Kb / 64P
   SHARC Processor
Rev. F
ADSP-21062LCSZ-160 AD-ADSP-21062LCSZ-160 Datasheet
811Kb / 64P
   SHARC Processor
Rev. F
ADSP-21060KS-160 AD-ADSP-21060KS-160 Datasheet
817Kb / 64P
   SHARC Processor
Rev. F
ADSP-21469BBCZ-3 AD-ADSP-21469BBCZ-3 Datasheet
2Mb / 72P
   SHARC Processor
REV. 0
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44


Arkusz danych Pobierz

Go To PDF Page


Link URL




Polityka prywatności
ALLDATASHEET.PL
Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com