Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

74AUP1G332 Arkusz danych(PDF) 1 Page - NXP Semiconductors

Numer części 74AUP1G332
Szczegółowy opis  Low-power 3-input OR gate
Download  18 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  PHILIPS [NXP Semiconductors]
Strona internetowa  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

74AUP1G332 Arkusz danych(HTML) 1 Page - NXP Semiconductors

  74AUP1G332 Datasheet HTML 1Page - NXP Semiconductors 74AUP1G332 Datasheet HTML 2Page - NXP Semiconductors 74AUP1G332 Datasheet HTML 3Page - NXP Semiconductors 74AUP1G332 Datasheet HTML 4Page - NXP Semiconductors 74AUP1G332 Datasheet HTML 5Page - NXP Semiconductors 74AUP1G332 Datasheet HTML 6Page - NXP Semiconductors 74AUP1G332 Datasheet HTML 7Page - NXP Semiconductors 74AUP1G332 Datasheet HTML 8Page - NXP Semiconductors 74AUP1G332 Datasheet HTML 9Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 1 / 18 page
background image
1.
General description
The 74AUP1G332 is a high-performance, low-power, low-voltage, Si-gate CMOS device,
superior to most advanced CMOS compatible TTL families.
Schmitt-trigger action at all inputs makes the circuit tolerant to slower input rise and fall
times across the entire VCC range from 0.8 V to 3.6 V.
This device ensures a very low static and dynamic power consumption across the entire
VCC range from 0.8 V to 3.6 V.
This device is fully specified for partial Power-down applications using IOFF.
The IOFF circuitry disables the output, preventing the damaging backflow current through
the device when it is powered down.
The 74AUP1G332 provides a single 3-input OR gate.
2.
Features
s Wide supply voltage range from 0.8 V to 3.6 V
s High noise immunity
s Complies with JEDEC standards:
x JESD8-12 (0.8 V to 1.3 V)
x JESD8-11 (0.9 V to 1.65 V)
x JESD8-7 (1.2 V to 1.95 V)
x JESD8-5 (1.8 V to 2.7 V)
x JESD8-B (2.7 V to 3.6 V)
s ESD protection:
x HBM JESD22-A114-C Class 3A. Exceeds 4000 V
x MM JESD22-A115-A exceeds 200 V
x CDM JESD22-C101-C exceeds 1000 V
s Low static power consumption; ICC = 0.9 µA (maximum)
s Latch-up performance exceeds 100 mA per JESD 78 Class II
s Inputs accept voltages up to 3.6 V
s Low noise overshoot and undershoot < 10 % of VCC
s IOFF circuitry provides partial Power-down mode operation
s Multiple package options
s Specified from
−40 °Cto+85 °C and −40 °C to +125 °C
74AUP1G332
Low-power 3-input OR gate
Rev. 01.00 — 27 February 2006
Preliminary data sheet


Podobny numer części - 74AUP1G332

ProducentNumer częściArkusz danychSzczegółowy opis
logo
NXP Semiconductors
74AUP1G332 NXP-74AUP1G332 Datasheet
91Kb / 16P
   Low-power 3-input OR gate
Rev. 02-29 February 2008
logo
Nexperia B.V. All right...
74AUP1G332 NEXPERIA-74AUP1G332 Datasheet
252Kb / 16P
   Low-power 3-input OR-gate
Rev. 7 - 20 January 2022
logo
NXP Semiconductors
74AUP1G332GF NXP-74AUP1G332GF Datasheet
91Kb / 16P
   Low-power 3-input OR gate
Rev. 02-29 February 2008
74AUP1G332GM NXP-74AUP1G332GM Datasheet
91Kb / 16P
   Low-power 3-input OR gate
Rev. 02-29 February 2008
logo
Nexperia B.V. All right...
74AUP1G332GM NEXPERIA-74AUP1G332GM Datasheet
252Kb / 16P
   Low-power 3-input OR-gate
Rev. 7 - 20 January 2022
More results

Podobny opis - 74AUP1G332

ProducentNumer częściArkusz danychSzczegółowy opis
logo
NXP Semiconductors
74AUP1G332 NXP-74AUP1G332 Datasheet
91Kb / 16P
   Low-power 3-input OR gate
Rev. 02-29 February 2008
logo
Nexperia B.V. All right...
74AUP1G332 NEXPERIA-74AUP1G332 Datasheet
252Kb / 16P
   Low-power 3-input OR-gate
Rev. 7 - 20 January 2022
74AUP1G386 NEXPERIA-74AUP1G386 Datasheet
255Kb / 16P
   Low-power 3-input EXCLUSIVE-OR gate
Rev. 8 - 21 January 2022
logo
NXP Semiconductors
74AUP1G0832 PHILIPS-74AUP1G0832 Datasheet
70Kb / 19P
   Low-power 3-input AND-OR gate
Rev.01.00-26 January2006
logo
Nexperia B.V. All right...
74AUP1G0832 NEXPERIA-74AUP1G0832 Datasheet
259Kb / 16P
   Low-power 3-input AND-OR gate
Rev. 6 - 14 January 2022
logo
NXP Semiconductors
74AUP1G0832 NXP-74AUP1G0832 Datasheet
95Kb / 16P
   Low-power 3-input AND-OR gate
Rev. 02-3 July 2009
74AUP1G3208 NXP-74AUP1G3208 Datasheet
94Kb / 16P
   Low-power 3-input OR-AND gate
Rev. 02-3 July 2009
74AUP1G3208GF NXP-74AUP1G3208GF Datasheet
264Kb / 19P
   Low-power 3-input OR-AND gate
Rev. 5-22 June 2012
74AUP1G3208 PHILIPS-74AUP1G3208 Datasheet
71Kb / 19P
   Low-power 3-input OR-AND gate
Rev.01.00-17 January 2006
74AUP1G386 NXP-74AUP1G386 Datasheet
93Kb / 16P
   Low-power 3-input EXCLUSIVE-OR gate
Rev. 03-2 July 2009
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18


Arkusz danych Pobierz

Go To PDF Page


Link URL




Polityka prywatności
ALLDATASHEET.PL
Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com