Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

74AUP2G38GT Arkusz danych(PDF) 1 Page - NXP Semiconductors

Numer części 74AUP2G38GT
Szczegółowy opis  Low-power dual 2-input NAND gate (open-drain)
Download  16 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  PHILIPS [NXP Semiconductors]
Strona internetowa  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

74AUP2G38GT Arkusz danych(HTML) 1 Page - NXP Semiconductors

  74AUP2G38GT Datasheet HTML 1Page - NXP Semiconductors 74AUP2G38GT Datasheet HTML 2Page - NXP Semiconductors 74AUP2G38GT Datasheet HTML 3Page - NXP Semiconductors 74AUP2G38GT Datasheet HTML 4Page - NXP Semiconductors 74AUP2G38GT Datasheet HTML 5Page - NXP Semiconductors 74AUP2G38GT Datasheet HTML 6Page - NXP Semiconductors 74AUP2G38GT Datasheet HTML 7Page - NXP Semiconductors 74AUP2G38GT Datasheet HTML 8Page - NXP Semiconductors 74AUP2G38GT Datasheet HTML 9Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 1 / 16 page
background image
1.
General description
The 74AUP2G38 is a high-performance, low-power, low-voltage, Si-gate CMOS device,
superior to most advanced CMOS compatible TTL families.
Schmitt trigger action at all inputs makes the circuit tolerant to slower input rise and fall
times across the entire VCC range from 0.8 V to 3.6 V.
This device ensures a very low static and dynamic power consumption across the entire
VCC range from 0.8 V to 3.6 V.
This device is fully specified for partial Power-down applications using IOFF.
The IOFF circuitry disables the output, preventing the damaging backflow current through
the device when it is powered down.
The 74AUP2G38 provides the dual 2-input NAND gate with open-drain output. The output
of the device is an open drain and can be connected to other open-drain outputs to
implement active-LOW wired-OR or active-HIGH wired-AND functions.
2.
Features
I Wide supply voltage range from 0.8 V to 3.6 V
I High noise immunity
I Complies with JEDEC standards:
N JESD8-12 (0.8 V to 1.3 V)
N JESD8-11 (0.9 V to 1.65 V)
N JESD8-7 (1.2 V to 1.95 V)
N JESD8-5 (1.8 V to 2.7 V)
N JESD8-B (2.7 V to 3.6 V)
I ESD protection:
N HBM JESD22-A114-D Class 3A exceeds 5000 V
N MM JESD22-A115-A exceeds 200 V
N CDM JESD22-C101-C exceeds 1000 V
I Low static power consumption; ICC = 0.9 µA (maximum)
I Latch-up performance exceeds 100 mA per JESD 78 Class II
I Inputs accept voltages up to 3.6 V
I Low noise overshoot and undershoot < 10 % of VCC
I IOFF circuitry provides partial Power-down mode operation
I Multiple package options
I Specified from −40 °Cto+85 °C and −40 °C to +125 °C
74AUP2G38
Low-power dual 2-input NAND gate (open-drain)
Rev. 01 — 16 October 2006
Product data sheet


Podobny numer części - 74AUP2G38GT

ProducentNumer częściArkusz danychSzczegółowy opis
logo
NXP Semiconductors
74AUP2G38GT NXP-74AUP2G38GT Datasheet
501Kb / 17P
   Low-power dual 2-input NAND gate; open drain
Rev. 04-8 October 2009
logo
Nexperia B.V. All right...
74AUP2G38GT NEXPERIA-74AUP2G38GT Datasheet
252Kb / 17P
   Low-power dual 2-input NAND gate; open drain
Rev. 10 - 3 December 2020
More results

Podobny opis - 74AUP2G38GT

ProducentNumer częściArkusz danychSzczegółowy opis
logo
NXP Semiconductors
74AUP2G38 NXP-74AUP2G38 Datasheet
501Kb / 17P
   Low-power dual 2-input NAND gate; open drain
Rev. 04-8 October 2009
logo
Nexperia B.V. All right...
74AUP2G38 NEXPERIA-74AUP2G38 Datasheet
252Kb / 17P
   Low-power dual 2-input NAND gate; open drain
Rev. 10 - 3 December 2020
74LVC2G38 NEXPERIA-74LVC2G38 Datasheet
303Kb / 20P
   Dual 2-input NAND gate; open drain
Rev. 14 - 21 June 2022
logo
NXP Semiconductors
74AUP1G38 NXP-74AUP1G38 Datasheet
91Kb / 15P
   Low-power 2-input NAND gate (open drain)
Rev. 03-22 June 2009
logo
Nexperia B.V. All right...
74AUP1G38 NEXPERIA-74AUP1G38 Datasheet
269Kb / 18P
   Low-power 2-input NAND gate (open drain)
Rev. 9 - 16 August 2022
logo
STMicroelectronics
74V2G03 STMICROELECTRONICS-74V2G03 Datasheet
132Kb / 7P
   DUAL 2-INPUT OPEN DRAIN NAND GATE
logo
NXP Semiconductors
74LVC2G38 NXP-74LVC2G38 Datasheet
102Kb / 16P
   Dual 2-input NAND gate; open drain
Rev. 07-20 March 2009
74LVC2G38 PHILIPS-74LVC2G38 Datasheet
90Kb / 15P
   Dual 2-input NAND gate (open drain)
2004 Oct 18
logo
STMicroelectronics
74V2T03 STMICROELECTRONICS-74V2T03 Datasheet
128Kb / 7P
   DUAL 2-INPUT OPEN DRAIN NAND GATE
logo
NXP Semiconductors
74LVC1G38 NXP-74LVC1G38 Datasheet
84Kb / 15P
   2-input NAND gate; open drain
Rev. 03-27 August 2007
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16


Arkusz danych Pobierz

Go To PDF Page


Link URL




Polityka prywatności
ALLDATASHEET.PL
Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com