Zakładka z wyszukiwarką danych komponentów |
|
MC100EP91 Arkusz danych(PDF) 1 Page - ON Semiconductor |
|
MC100EP91 Arkusz danych(HTML) 1 Page - ON Semiconductor |
1 / 10 page © Semiconductor Components Industries, LLC, 2006 August, 2006 − Rev. 1 1 Publication Order Number: MC100EP91/D MC100EP91 2.5 V/3.3 V Any Level Positive Input to −3.3 V/−5.5 V NECL Output Translator Description The MC100EP91 is a triple any level positive input to NECL output translator. The device accepts LVPECL, LVTTL, LVCMOS, HSTL, CML or LVDS signals, and translates them to differential NECL output signals (−3.0 V / −5.5 V). To accomplish the level translation the EP91 requires three power rails. The VCC pins should be connected to the positive power supply, and the VEE pin should be connected to the negative power supply. The GND pins are connected to the system ground plane. Both VEE and VCC should be bypassed to ground via 0.01 mF capacitors. Under open input conditions, the D input will be biased at VCC/2 and the D input will be pulled to GND. These conditions will force the Q outputs to a low state, and Q outputs to a high state, which will ensure stability. The VBB pin, an internally generated voltage supply, is available to this device only. For single-ended input conditions, the unused differential input is connected to VBB as a switching reference voltage. VBB may also rebias AC coupled inputs. When used, decouple VBB and VCC via a 0.01 mF capacitor and limit current sourcing or sinking to 0.5 mA. When not used, VBB should be left open. Features • Maximum Input Clock Frequency > 2.0 GHz Typical • Maximum Input Data Rate > 2.0 Gb/s Typical • 500 ps Typical Propagation Delay • Operating Range: VCC = 2.375 V to 3.8 V; VEE = −3.0 V to −5.5 V; GND = 0 V • Q Output will Default LOW with Inputs Open or at GND • Pb−Free Packages are Available* *For additional information on our Pb−Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D. MARKING DIAGRAMS* *For additional marking information, refer to Application Note AND8002/D. SO−20 WB DW SUFFIX CASE 751D 1 20 A = Assembly Location WL, L = Wafer Lot YY, Y = Year WW, W = Work Week G or G = Pb−Free Package 100 EP91 ALYWG G 1 24 24 PIN QFN MN SUFFIX CASE 485L 24 1 See detailed ordering and shipping information in the package dimensions section on page 8 of this data sheet. ORDERING INFORMATION 20 1 MC100EP91 AWLYYWWG http://onsemi.com (Note: Microdot may be in either location) |
Podobny numer części - MC100EP91 |
|
Podobny opis - MC100EP91 |
|
|
Link URL |
Polityka prywatności |
ALLDATASHEET.PL |
Czy Alldatasheet okazała się pomocna? [ DONATE ] |
O Alldatasheet | Reklama | Kontakt | Polityka prywatności | Linki | Lista producentów All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |