Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

ADP3190 Arkusz danych(PDF) 9 Page - Analog Devices

Numer części ADP3190
Szczegółowy opis  6-Bit, Programmable 2-/3-/4-Phase, Synchronous Buck Controller
Download  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  AD [Analog Devices]
Strona internetowa  http://www.analog.com
Logo AD - Analog Devices

ADP3190 Arkusz danych(HTML) 9 Page - Analog Devices

Back Button ADP3190 Datasheet HTML 5Page - Analog Devices ADP3190 Datasheet HTML 6Page - Analog Devices ADP3190 Datasheet HTML 7Page - Analog Devices ADP3190 Datasheet HTML 8Page - Analog Devices ADP3190 Datasheet HTML 9Page - Analog Devices ADP3190 Datasheet HTML 10Page - Analog Devices ADP3190 Datasheet HTML 11Page - Analog Devices ADP3190 Datasheet HTML 12Page - Analog Devices ADP3190 Datasheet HTML 13Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 28 page
background image
ADP3190
Rev. 0 | Page 9 of 28
The positive input of the CSA is connected to the CSREF pin,
which is connected to the output voltage. The inputs to the
amplifier are summed together through resistors from the
sensing element (such as the switch node side of the output
inductors) to the inverting input, CSSUM. The feedback resistor
between CSCOMP and CSSUM sets the gain of the amplifier,
and a filter capacitor is placed in parallel with this resistor. The
gain of the amplifier is programmable by adjusting the feedback
resistor to set the load line required by the microprocessor.
The current information is then given as the difference of
CSREF − CSCOMP. This difference signal is used internally to
offset the VID DAC for voltage positioning and as a differential
input for the current-limit comparator.
To provide the best accuracy for sensing current, the CSA is
designed to have a low offset input voltage. Also, the sensing
gain is determined by external resistors, so it can be made
extremely accurate.
ACTIVE IMPEDANCE CONTROL MODE
For controlling the dynamic output voltage droop as a function of
output current, a signal proportional to the total output current at
the CSCOMP pin can be scaled to equal the droop impedance of
the regulator multiplied by the output current. This droop voltage
is then used to set the input control voltage to the system. The
droop voltage is subtracted from the DAC reference input voltage
directly to tell the error amplifier where the output voltage should
be. This differs from previous implementations and allows
enhanced feed-forward response.
CURRENT-CONTROL MODE AND
THERMAL BALANCE
The ADP3190/ADP3190A have individual inputs for each phase,
which are used for monitoring the current in each phase. This
information is combined with an internal ramp to create a
current balancing feedback system, which has been optimized
for initial current balance accuracy and dynamic thermal
balancing during operation. This current-balance information
is independent of the average output current information used
for positioning described previously.
The magnitude of the internal ramp can be set to optimize
the transient response of the system. It also monitors the
supply voltage for feed-forward control for changes in the supply.
A resistor connected from the power input voltage to the
RAMPADJ pin determines the slope of the internal PWM ramp.
Detailed information about programming the ramp is given in
the Application Information section.
External resistors can be placed in series with individual phases
to create, if desired, an intentional current imbalance such as
when one phase may have better cooling and can support higher
currents. Resistor RSW1 through Resistor RSW4 (see the typical
application circuit in Figure 9) can be used for adjusting
thermal balance. It is best to have the ability to add these resistors
during the initial design, so make sure that placeholders are
provided in the layout.
To increase the current in any given phase, make RSW for this
phase larger (make RSW = 0 for the hottest phase, and do not
change during balancing). Increasing RSW to only 500 Ω makes
a substantial increase in phase current. Increase each RSW value
by small amounts to achieve balance, starting with the coolest
phase first.
VOLTAGE CONTROL MODE
A high gain bandwidth voltage mode error amplifier is used for
the voltage-mode control loop. The control input voltage to the
positive input is set via the VID logic according to the voltages
listed in Table 4. This voltage is also offset by the droop voltage
for active positioning of the output voltage as a function of
current, commonly known as active voltage positioning. The
output of the amplifier is the COMP pin, which sets the termi-
nation voltage for the internal PWM ramps.
The negative input (FB) is tied to the output sense location with
a resistor (RB) and is used for sensing and controlling the output
voltage at this point. A current source from the FB pin flowing
through R
B
B
B
is used for setting the no-load offset voltage from
the VID voltage. The no-load voltage is negative with respect
to the VID DAC. The main loop compensation is incorporated
into the feedback network between FB and COMP.
SOFT START
The power-on ramp-up time of the output voltage is set with a
capacitor and resistor in parallel from the DELAY pin to ground.
The RC time constant also determines the current-limit latch-off
time. In UVLO, or when EN is a logic low, the DELAY pin is held
at ground. After the UVLO threshold is reached and EN is a logic
high, the DELAY capacitor is charged with an internal 20 μA
current source. The output voltage follows the ramping voltage on
the DELAY pin, limiting the inrush current. The soft start time
depends on the value of the VID DAC and CDLY, with a secondary
effect from RDLY. Refer to the Application Information section for
detailed information on setting CDLY.
If EN is taken low or if VCC drops below UVLO, the DELAY
capacitor is reset to ground to be ready for another soft start
cycle. Figure 7 shows a typical soft start sequence for the
ADP3190/ADP3190A.


Podobny numer części - ADP3190

ProducentNumer częściArkusz danychSzczegółowy opis
logo
Analog Devices
ADP3191 AD-ADP3191 Datasheet
842Kb / 28P
   6-Bit, Programmable 2-/3-/4-Phase, Synchronous Buck Controller
REV. 0
ADP3191AJRQZ-RL AD-ADP3191AJRQZ-RL Datasheet
842Kb / 28P
   6-Bit, Programmable 2-/3-/4-Phase, Synchronous Buck Controller
REV. 0
ADP3191AJRUZ-RL AD-ADP3191AJRUZ-RL Datasheet
842Kb / 28P
   6-Bit, Programmable 2-/3-/4-Phase, Synchronous Buck Controller
REV. 0
ADP3191JRQZ-RL AD-ADP3191JRQZ-RL Datasheet
842Kb / 28P
   6-Bit, Programmable 2-/3-/4-Phase, Synchronous Buck Controller
REV. 0
ADP3191JRUZ-RL AD-ADP3191JRUZ-RL Datasheet
842Kb / 28P
   6-Bit, Programmable 2-/3-/4-Phase, Synchronous Buck Controller
REV. 0
More results

Podobny opis - ADP3190

ProducentNumer częściArkusz danychSzczegółowy opis
logo
Analog Devices
ADP3168 AD-ADP3168 Datasheet
947Kb / 24P
   6-Bit, Programmable 2-, 3-, 4-Phase Synchronous Buck Controller
REV. B
ADP3188 AD-ADP3188 Datasheet
956Kb / 28P
   6-Bit Programmable 2-/3-/4-Phase Synchronous Buck Controller
REV. A
ADP3191 AD-ADP3191 Datasheet
842Kb / 28P
   6-Bit, Programmable 2-/3-/4-Phase, Synchronous Buck Controller
REV. 0
ADP3194 AD-ADP3194 Datasheet
649Kb / 32P
   6-Bit, Programmable 2-/3-/4-Phase, Synchronous Buck Controller
ADP3180 AD-ADP3180 Datasheet
529Kb / 20P
   6-Bit Programmable 2-, 3-, 4-Phase Synchronous Buck Controller
REV. 0
ADP3197 AD-ADP3197 Datasheet
689Kb / 32P
   6-Bit Programmable 2-/3-Phase Synchronous Buck Controller
REV. 0
ADP3181 AD-ADP3181 Datasheet
541Kb / 24P
   5-Bit or 6-Bit Programmable 2-,3-,4-Phase Synchronous Buck Controller
REV. A
logo
ON Semiconductor
ADP3196 ONSEMI-ADP3196 Datasheet
364Kb / 18P
   6-Bit Programmable 2- to 4-Phase Synchronous Buck Controller
January 2008 ??Rev. 1
logo
Analog Devices
ADP3196 AD-ADP3196 Datasheet
539Kb / 20P
   6-Bit Programmable 2- to 4-Phase Synchronous Buck Controller
REV. 0
ADP3166 AD-ADP3166 Datasheet
351Kb / 20P
   5-Bit Programmable 2-, 3-, 4-Phase Synchronous Buck Controller
REV. 0
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


Arkusz danych Pobierz

Go To PDF Page


Link URL




Polityka prywatności
ALLDATASHEET.PL
Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com