 |
Zakładka z wyszukiwarką danych komponentów |
|
|
Zakładka z wyszukiwarką danych komponentów |
|
ADV7344BSTZ Arkusz danych(PDF) 8 Page - Analog Devices |
|
||||||||||||||||||||||||||||||
ADV7344BSTZ Arkusz danych(HTML) 8 Page - Analog Devices |
|
|
8 / 88 page  ADV7344 Rev. 0 | Page 8 of 88 MPU PORT TIMING SPECIFICATIONS VDD = 1.71 V to 1.89 V. PVDD = 1.71 V to 1.89 V. VAA = 2.6 V to 3.465 V. VDD_IO = 2.97 V to 3.63 V. All specifications TMIN to TMAX (−40°C to +85°C), unless otherwise noted. Table 8. Parameter Conditions Min Typ Max Unit MPU PORT, I2C MODE1 SCL Frequency 0 400 kHz SCL High Pulse Width, t1 0.6 μs SCL Low Pulse Width, t2 1.3 μs Hold Time (Start Condition), t3 0.6 μs Setup Time (Start Condition), t4 0.6 μs Data Setup Time, t5 100 ns SDA, SCL Rise Time, t6 300 ns SDA, SCL Fall Time, t7 300 ns Setup Time (Stop Condition), t8 See Figure 19. 0.6 μs MPU PORT, SPI MODE1 SCLK Frequency 0 10 MHz SPI_SS to SCLK Setup Time, t1 20 ns SCLK High Pulse Width, t2 50 ns SCLK Low Pulse Width, t3 50 ns Data Access Time after SCLK Falling Edge, t4 35 ns Data Setup Time prior to SCLK Rising Edge, t5 20 ns Data Hold Time after SCLK Rising Edge, t6 0 ns SPI_SS to SCLK Hold Time, t7 0 ns SPI_SS to MISO High Impedance, t8 See Figure 20. 40 ns 1 Guaranteed by characterization. POWER SPECIFICATIONS Table 9. Parameter Conditions Min Typ Max Unit NORMAL POWER MODE1, 2 IDD3 SD only (16× oversampling) 90 mA ED only (8× oversampling)4 65 mA HD only (4× oversampling)4 91 mA SD (16× oversampling) and ED (8× oversampling) 95 mA SD (16× oversampling) and HD (4× oversampling) 122 mA IDD_IO 1 mA IAA5 3 DACs enabled (ED/HD only) 124 mA 6 DACs enabled (SD only and simultaneous modes ) 140 mA IPLL SD only, ED only or HD only modes 5 mA Simultaneous modes 10 mA SLEEP MODE IDD 5 μA IAA 0.3 μA IDD_IO 0.2 μA IPLL 0.1 μA 1 RSET1 = 510 Ω (DAC 1, DAC 2 and DAC 3 operating in full drive mode). RSET2 = 4.12 kΩ (DAC 4, DAC 5, and DAC 6 operating in low drive mode). 2 75% color bar test pattern applied to pixel data pins. 3 IDD is the continuous current required to drive the digital core. 4 Applicable to both single data rate (SDR) and dual data rate (DDR) input modes. 5 IAA is the total current required to supply all DACs including the VREF circuitry. |
Podobny numer części - ADV7344BSTZ |
|
Podobny opis - ADV7344BSTZ |
|
|
Link URL |
| Polityka prywatności |
| ALLDATASHEET.PL |
| Czy Alldatasheet okazała się pomocna? [ DONATE ] |
O Alldatasheet | Reklama | Kontakt | Polityka prywatności | Linki | Lista producentów All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Polish ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
