Zakładka z wyszukiwarką danych komponentów |
|
AD7934BRUZ-6REEL7 Arkusz danych(PDF) 5 Page - Analog Devices |
|
AD7934BRUZ-6REEL7 Arkusz danych(HTML) 5 Page - Analog Devices |
5 / 28 page AD7934-6 Rev. A | Page 5 of 28 TIMING SPECIFICATIONS VDD = VDRIVE = 2.7 V to 5.25 V, internal/external VREF = 2.5 V, unless otherwise noted. FCLKIN = 10 MHz, FSAMPLE = 625 kSPS, TA = TMIN to TMAX, unless otherwise noted. Table 3. Parameter1 Limit at TMIN, TMAX Unit Description fCLKIN2 700 kHz min CLKIN Frequency 10 MHz max tQUIET 30 ns min Minimum time between end of read and start of next conversion, that is, time from when the data bus goes into three-state until the next falling edge of CONVST t1 10 ns min CONVST Pulse Width t2 15 ns min CONVST Falling Edge to CLKIN Falling Edge Setup Time t3 50 ns min CLKIN Falling Edge to BUSY Rising Edge t4 0 ns min CS to WR Setup Time t5 0 ns min CS to WR Hold Time t6 10 ns min WR Pulse Width t7 10 ns min Data Setup Time Before WR t8 10 ns min Data Hold after WR t9 10 ns min New Data Valid Before Falling Edge of BUSY t10 0 ns min CS to RD Setup Time t11 0 ns min CS to RD Hold Time t12 30 ns min RD Pulse Width t133 30 ns max Data Access Time After RD t144 3 ns min Bus Relinquish Time After RD 50 ns max Bus Relinquish Time After RD t15 0 ns min HBEN to RD Setup Time t16 0 ns min HBEN to RD Hold Time t17 10 ns min Minimum Time Between Reads/Writes t18 0 ns min HBEN to WR Setup Time t19 10 ns min HBEN to WR Hold Time t20 40 ns max CLKIN Falling Edge to BUSY Falling Edge t21 15.7 ns min CLKIN Low Pulse Width t22 7.8 ns min CLKIN High Pulse Width 1 Sample tested during initial release to ensure compliance. All input signals are specified with tr = tf = 5 ns (10% to 90% of VDD) and timed from a voltage level of 1.6 V. All timing specifications given above are with a 25 pF load capacitance. See , , , and . Figure 34 Figure 35 Figure 36 Figure 37 2 Minimum CLKIN for specified performance. With slower CLKIN frequencies, performance specifications apply typically. 3 The time required for the output to cross 0.4 V or 2.4 V. 4 t14 is derived from the measured time taken by the data outputs to change 0.5 V. The measured number is then extrapolated back to remove the effects of charging or discharging the 25 pF capacitor. This means that the time, t14, quoted in the timing characteristics is the true bus relinquish time of the part and is independent of the bus loading. |
Podobny numer części - AD7934BRUZ-6REEL7 |
|
Podobny opis - AD7934BRUZ-6REEL7 |
|
|
Link URL |
Polityka prywatności |
ALLDATASHEET.PL |
Czy Alldatasheet okazała się pomocna? [ DONATE ] |
O Alldatasheet | Reklama | Kontakt | Polityka prywatności | Linki | Lista producentów All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |