Zakładka z wyszukiwarką danych komponentów |
|
MC145202F Arkusz danych(PDF) 11 Page - Motorola, Inc |
|
MC145202F Arkusz danych(HTML) 11 Page - Motorola, Inc |
11 / 24 page MC145202 MOTOROLA 11 PDout Single–Ended Phase/Frequency Detector Output (Pin 6) This is a three–state current–source/sink output for use as a loop error signal when combined with an external low–pass filter. The phase/frequency detector is characterized by a lin- ear transfer function. The operation of the phase/frequency detector is described below and is shown in Figure 17. POL bit (C7) in the C register = low (see Figure 14) Frequency of fV > fR or Phase of fV Leading fR: current– sinking pulses from a floating state Frequency of fV < fR or Phase of fV Lagging fR: current– sourcing pulses from a floating state Frequency and Phase of fV = fR: essentially a floating state; voltage at pin determined by loop filter POL bit (C7) = high Frequency of fV > fR or Phase of fV Leading fR: current– sourcing pulses from a floating state Frequency of fV < fR or Phase of fV Lagging fR: current– sinking pulses from a floating state Frequency and Phase of fV = fR: essentially a floating state; voltage at pin determined by loop filter This output can be enabled, disabled, and inverted via the C register. If desired, PDout can be forced to the high–imped- ance state by utilization of the disable feature in the C regis- ter (bit C6). This is a patented feature. Similarly, PDout is forced to the high–impedance state when the device is put into standby (STBY bit C4 = high). The PDout circuit is powered by VPD. The phase detector gain is controllable by bits C3, C2, and C1: gain (in amps per radian) = PDout current divided by 2π. φR and φV (Pins 3 and 4) Double–Ended Phase/Frequency Detector Outputs These outputs can be combined externally to generate a loop error signal. Through use of a Motorola patented tech- nique, the detector’s dead zone has been eliminated. There- fore, the phase/frequency detector is characterized by a linear transfer function. The operation of the phase/frequen- cy detector is described below and is shown in Figure 17. POL bit (C7) in the C register = low (see Figure 14) Frequency of fV > fR or Phase of fV Leading fR: φV = nega- tive pulses, φR = essentially high Frequency of fV < fR or Phase of fV Lagging fR: φV = essen- tially high, φR = negative pulses Frequency and Phase of fV = fR: φV and φR remain essen- tially high, except for a small minimum time period when both pulse low in phase POL bit (C7) = high Frequency of fV > fR or Phase of fV Leading fR: φR = nega- tive pulses, φV = essentially high Frequency of fV < fR or Phase of fV Lagging fR: φR = essen- tially high, φV = negative pulses Frequency and Phase of fV = fR: φV and φR remain essen- tially high, except for a small minimum time period when both pulse low in phase These outputs can be enabled, disabled, and inter- changed via C register bits C6 or C4. This is a patented fea- ture. Note that when disabled or in standby, φR and φV are forced to their rest condition (high state). The φR and φV output signal swing is approximately from GND to VPD. LD Lock Detector Output (Pin 2) This output is essentially at a high level with narrow low– going pulses when the loop is locked (fR and fV of the same phase and frequency). The output pulses low when fV and fR are out of phase or different frequencies. LD is the logical ANDing of φR and φV (see Figure 17). This output can be enabled and disabled via the C register. This is a patented feature. Upon power up, on–chip initializa- tion circuitry disables LD to a static low logic level to prevent a false “lock” signal. If unused, LD should be disabled and left open. The LD output signal swing is approximately from GND to VDD. Rx External Resistor (Pin 8) A resistor tied between this pin and GND, in conjunction with bits in the C register, determines the amount of current that the PDout pin sinks and sources. When bits C2 and C3 are both set high, the maximum current is obtained at PDout; see Tables 4 and 5 for other current values. The recom- mended value for Rx is 3.9 k Ω. A value of 3.9 kΩ provides current at the PDout pin of approximately 1 mA @ VDD = 3 V and approximately 1.7 mA @ VDD = 5 V in the 100% current mode. Note that VDD, not VPD, is a factor in determining the current. When the φR and φV outputs are used, the Rx pin may be floated. Table 4. PDout Current*, C1 = Low with OUTPUT A not Selected as “Port”; Also, Default Mode When OUTPUT A Selected as “Port” Bit C3 Bit C2 PDout Current* 0 0 1 1 0 1 0 1 70% 80% 90% 100% * At the time the data sheet was printed, only the 100% current mode was guaranteed. The reduced current modes were for experimentation only. Table 5. PDout Current*, C1 = High with OUTPUT A not Selected as “Port” Bit C3 Bit C2 PDout Current* 0 0 1 1 0 1 0 1 25% 50% 75% 100% * At the time the data sheet was printed, only the 100% current mode was guaranteed. The reduced current modes were for experimentation only. |
Podobny numer części - MC145202F |
|
Podobny opis - MC145202F |
|
|
Link URL |
Polityka prywatności |
ALLDATASHEET.PL |
Czy Alldatasheet okazała się pomocna? [ DONATE ] |
O Alldatasheet | Reklama | Kontakt | Polityka prywatności | Linki | Lista producentów All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |