Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

CS82C50A-5Z Arkusz danych(PDF) 8 Page - Intersil Corporation

Numer części CS82C50A-5Z
Szczegółowy opis  CMOS Asynchronous
Download  25 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  INTERSIL [Intersil Corporation]
Strona internetowa  http://www.intersil.com/cda/home
Logo INTERSIL - Intersil Corporation

CS82C50A-5Z Arkusz danych(HTML) 8 Page - Intersil Corporation

Back Button CS82C50A-5Z Datasheet HTML 4Page - Intersil Corporation CS82C50A-5Z Datasheet HTML 5Page - Intersil Corporation CS82C50A-5Z Datasheet HTML 6Page - Intersil Corporation CS82C50A-5Z Datasheet HTML 7Page - Intersil Corporation CS82C50A-5Z Datasheet HTML 8Page - Intersil Corporation CS82C50A-5Z Datasheet HTML 9Page - Intersil Corporation CS82C50A-5Z Datasheet HTML 10Page - Intersil Corporation CS82C50A-5Z Datasheet HTML 11Page - Intersil Corporation CS82C50A-5Z Datasheet HTML 12Page - Intersil Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 25 page
background image
8
FN2958.5
August 24, 2006
82C50A
LINE CONTROL REGISTER (LCR)
The format of the data character is controlled by the Line
Control Register. The contents of the LCR may be read,
eliminating the need for separate storage of the line
characteristics in system memory. The contents of the LCR
are described below.
LCR BITS 0 THRU 7
LCR (0) Word Length Select Bit 0 (WLS0)
LCR (1) Word Length Select Bit 1 (WLS1)
LCR (2) Stop Bit Select (STB)
LCR (3) Parity Enable (PEN)
LCR (4) Even Parity Select (EPS)
LCR (5) Stick Parity
LCR (6) Set Break
LCR (7) Divisor Latch Access Bit (DLAB)
LCR(0) and LCR(1) Word Length Select Bit 0, Word
Length Select Bit 1: The number of bits in each transmitted
or received serial character is programmed as follows:
LCR(2) Stop Bit Select: LCR(2) specifies the number of
stop bits in each transmitted character. If LCR(2) is a logic 0,
one stop bit is generated in the transmitted data. If LCR(2) is
a logic 1 when a 5-bit word length is selected, 1.5 stop bits
are generated. If LCR(2) is a logic 1 when either a 6-, 7-, or
8-bit word length is selected, two stop bits are generated.
The receiver checks for two stop bits if programmed.
LCR(3) Parity Enable: When LCR(3) is high, a parity bit
between the last data word bit and stop bit is generated and
checked.
LCR(4) Even Parity Select: When parity is enabled
(LCR(3) = 1), LCR(4) = 0 selects odd parity, and LCR(4) = 1
selects even parity.
LCR(5) Stick Parity: When parity is enabled (LCR(3) = 1),
LCR(5) = 1 causes the transmission and reception of a parity
bit to be in the opposite state from that indicated by LCR(4).
This allows the user to force parity to a known state and for
the receiver to check the parity bit in a known state.
LCR(6) Break Control: When LCR(6) is set to logic-1, the
serial output (SOUT) is forced to the spacing (logic 0) state.
The break is disabled by setting LCR(6) to a logic-0. The
Break Control bit acts only on SOUT and has no effect on
the transmitter logic. Break Control enables the CPU to alert
a terminal in a computer communications system. If the
following sequence is used, no erroneous or extraneous
characters will be transmitted because of the break.
1. Load an all Os pad character in response to THRE.
2. Set break in response to the next THRE.
3. Wait for the transmitter to be idle, (TEMT = 1), and clear
break when normal transmission has to be restored.
During the break, the transmitter can be used as a character
timer to accurately establish the break duration.
LCR(7) Divisor Latch Access Bit (DLAB): LCR(7) must be
set high (logic 1) to access the Divisor Latches DLL and
DLM of the Baud Rate Generator during a read or write
operation. LCR(7) must be input low to access the Receiver
Buffer, the Transmitter Holding Register, or the Interrupt
Enable Register.
LINE STATUS REGISTER (LSR)
The LSR is a single register that provides status indications.
The LSR is usually the first register read by the CPU to
determine the cause of an interrupt or to poll the status of the
82C50A.
Three error flags OE, FE, and PE provide the status of any
error conditions detected in the receiver circuitry. During
reception of the stop bits, the error flags are set high by an
error condition. The error flags are not reset by the absence
of an error condition in the next received character. The flags
reflect the last character only if no overrun occurred. The
Overrun Error (OE) indicates that a character in the Receiver
Buffer Register has been overwritten by a character from the
Receiver Shift Register before being read by the CPU. The
character is lost. Framing Error (FE) indicates that the last
character received contained incorrect (low) stop bits. This is
caused by the absence of the required stop bit or by a stop
bit too short to be detected. Parity Error (PE) indicates that
the last character received contained a parity error based on
the programmed and calculated parity of the received
character.
The Break Interrupt (BI) status bit indicates that the last
character received was a break character. A break character
is an invalid data character, with the entire character,
including parity and stop bits, logic zero.
The Transmitter Holding Register Empty (THRE) bit
indicates that the THR register is empty and ready to receive
another character. The Transmission Shift Register Empty
(TEMT) bit indicates that the Transmitter Shift Register is
empty, and the 82C50A has completed transmission of the
last character. If the interrupt is enabled (lER(1)), an active
THRE causes an interrupt (INTRPT).
The Data Ready (DR) bit indicates that the RBR has been
loaded with a received character (including Break) and that
the CPU may access this data.
Reading the LSR clears LSR (1) - LSR (4). (OE, PE, FE
and BI).
LCR(1)
LCR(0)
WORD LENGTH
00
5 Bits
01
6 Bits
10
7 Bits
11
8 Bits


Podobny numer części - CS82C50A-5Z

ProducentNumer częściArkusz danychSzczegółowy opis
logo
Renesas Technology Corp
CS82C50A-5Z RENESAS-CS82C50A-5Z Datasheet
985Kb / 25P
   CMOS Asynchronous
CS82C50A-5Z96 RENESAS-CS82C50A-5Z96 Datasheet
985Kb / 25P
   CMOS Asynchronous
More results

Podobny opis - CS82C50A-5Z

ProducentNumer częściArkusz danychSzczegółowy opis
logo
Renesas Technology Corp
82C50A RENESAS-82C50A Datasheet
985Kb / 25P
   CMOS Asynchronous
logo
Integrated Device Techn...
IDT7203 IDT-IDT7203_17 Datasheet
143Kb / 14P
   CMOS ASYNCHRONOUS FIFO
logo
Renesas Technology Corp
IDT7203 RENESAS-IDT7203 Datasheet
276Kb / 15P
   CMOS ASYNCHRONOUS FIFO
NOVEMBER 2017
logo
Integrated Device Techn...
IDT7203 IDT-IDT7203_06 Datasheet
112Kb / 14P
   CMOS ASYNCHRONOUS FIFO
IDT7200L IDT-IDT7200L_17 Datasheet
139Kb / 14P
   CMOS ASYNCHRONOUS FIFO
7202LA20JG IDT-7202LA20JG Datasheet
313Kb / 14P
   CMOS ASYNCHRONOUS FIFO
IDT7280 IDT-IDT7280_12 Datasheet
295Kb / 12P
   CMOS DUAL ASYNCHRONOUS FIFO
logo
Sharp Corporation
LH540203D SHARP-LH540203D Datasheet
156Kb / 17P
   CMOS 2048X9 ASYNCHRONOUS FIFO
logo
Renesas Technology Corp
IDT7280 RENESAS-IDT7280 Datasheet
114Kb / 12P
   CMOS DUAL ASYNCHRONOUS FIFO
NOVEMBER 2017
logo
Intersil Corporation
82C50A INTERSIL-82C50A Datasheet
101Kb / 21P
   CMOS Asynchronous Communications Element
March 1997
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25


Arkusz danych Pobierz

Go To PDF Page


Link URL




Polityka prywatności
ALLDATASHEET.PL
Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com