Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

ADSP-TS201S Arkusz danych(PDF) 5 Page - Analog Devices

Numer części ADSP-TS201S
Szczegółowy opis  TigerSHARC-R Embedded Processor
Download  48 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  AD [Analog Devices]
Strona internetowa  http://www.analog.com
Logo AD - Analog Devices

ADSP-TS201S Arkusz danych(HTML) 5 Page - Analog Devices

  ADSP-TS201S_06 Datasheet HTML 1Page - Analog Devices ADSP-TS201S_06 Datasheet HTML 2Page - Analog Devices ADSP-TS201S_06 Datasheet HTML 3Page - Analog Devices ADSP-TS201S_06 Datasheet HTML 4Page - Analog Devices ADSP-TS201S_06 Datasheet HTML 5Page - Analog Devices ADSP-TS201S_06 Datasheet HTML 6Page - Analog Devices ADSP-TS201S_06 Datasheet HTML 7Page - Analog Devices ADSP-TS201S_06 Datasheet HTML 8Page - Analog Devices ADSP-TS201S_06 Datasheet HTML 9Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 48 page
background image
ADSP-TS201S
Rev. C
|
Page 5 of 48
|
December 2006
The IALUs have hardware support for circular buffers, bit
reverse, and zero-overhead looping. Circular buffers facilitate
efficient programming of delay lines and other data structures
required in digital signal processing, and they are commonly
used in digital filters and Fourier transforms. Each IALU pro-
vides registers for four circular buffers, so applications can set
up a total of eight circular buffers. The IALUs handle address
pointer wraparound automatically, reducing overhead, increas-
ing performance, and simplifying implementation. Circular
buffers can start and end at any memory location.
Because the IALU’s computational pipeline is one cycle deep, in
most cases integer results are available in the next cycle. Hard-
ware (register dependency check) causes a stall if a result is
unavailable in a given cycle.
PROGRAM SEQUENCER
The ADSP-TS201S processor’s program sequencer supports the
following:
• A fully interruptible programming model with flexible pro-
gramming in assembly and C/C++ languages; handles
hardware interrupts with high throughput and no aborted
instruction cycles
• A 10-cycle instruction pipeline—four-cycle fetch pipe and
six-cycle execution pipe—computation results available
two cycles after operands are available
• Supply of instruction fetch memory addresses; the
sequencer’s instruction alignment buffer (IAB) caches up
to five fetched instruction lines waiting to execute; the pro-
gram sequencer extracts an instruction line from the IAB
and distributes it to the appropriate core component for
execution
• Management of program structures and program flow
determined according to JUMP, CALL, RTI, RTS instruc-
tions, loop structures, conditions, interrupts, and software
exceptions
• Branch prediction and a 128-entry branch target buffer
(BTB) to reduce branch delays for efficient execution of
conditional and unconditional branch instructions and
zero-overhead looping; correctly predicted branches occur
with zero overhead cycles, overcoming the five-to-nine
stage branch penalty
• Compact code without the requirement to align code in
memory; the IAB handles alignment
Interrupt Controller
The DSP supports nested and nonnested interrupts. Each inter-
rupt type has a register in the interrupt vector table. Also, each
has a bit in both the interrupt latch register and the interrupt
mask register. All interrupts are fixed as either level-sensitive or
edge-sensitive, except the IRQ3–0 hardware interrupts, which
are programmable.
The DSP distinguishes between hardware interrupts and soft-
ware exceptions, handling them differently. When a software
exception occurs, the DSP aborts all other instructions in the
instruction pipe. When a hardware interrupt occurs, the DSP
continues to execute instructions already in the instruction pipe.
Flexible Instruction Set
The 128-bit instruction line, which can contain up to four 32-bit
instructions, accommodates a variety of parallel operations for
concise programming. For example, one instruction line can
direct the DSP to conditionally execute a multiply, an add, and a
subtract in both computation blocks while it also branches to
another location in the program. Some key features of the
instruction set include:
• CLU instructions for communications infrastructure to
govern trellis decoding (for example, Viterbi and Turbo
decoders) and despreading via complex correlations
• Algebraic assembly language syntax
• Direct support for all DSP, imaging, and video arithmetic
types
• Eliminates toggling DSP hardware modes because modes
are supported as options (for example, rounding, satura-
tion, and others) within instructions
• Branch prediction encoded in instruction; enables zero-
overhead loops
• Parallelism encoded in instruction line
• Conditional execution optional for all instructions
• User-defined partitioning between program and data
memory
DSP MEMORY
The DSP’s internal and external memory is organized into a
unified memory map, which defines the location (address) of all
elements in the system, as shown in Figure 3.
The memory map is divided into four memory areas—host
space, external memory, multiprocessor space, and internal
memory—and each memory space, except host memory, is sub-
divided into smaller memory spaces.
The ADSP-TS201S processor internal memory has 24M bits of
on-chip DRAM memory, divided into six blocks of 4M bits
(128K words × 32 bits). Each block—M0, M2, M4, M6, M8, and
M10—can store program instructions, data, or both, so applica-
tions can configure memory to suit specific needs. Placing
program instructions and data in different memory blocks,
however, enables the DSP to access data while performing an
instruction fetch. Each memory segment contains a 128K bit
cache to enable single cycle access to internal DRAM.
The six internal memory blocks connect to the four 128-bit wide
internal buses through a crossbar connection, enabling the DSP
to perform four memory transfers in the same cycle. The DSP’s
internal bus architecture provides a total memory bandwidth of


Podobny numer części - ADSP-TS201S_06

ProducentNumer częściArkusz danychSzczegółowy opis
logo
Analog Devices
ADSP-TS201SABP-6X AD-ADSP-TS201SABP-6X Datasheet
547Kb / 40P
   TigerSHARC-R Embedded Processor
Rev. PrH
ADSP-TS201SABP-X AD-ADSP-TS201SABP-X Datasheet
547Kb / 40P
   TigerSHARC-R Embedded Processor
Rev. PrH
More results

Podobny opis - ADSP-TS201S_06

ProducentNumer częściArkusz danychSzczegółowy opis
logo
Analog Devices
ADSP-TS201S AD-ADSP-TS201S Datasheet
547Kb / 40P
   TigerSHARC-R Embedded Processor
Rev. PrH
ADSP-TS101SAB1Z100 AD-ADSP-TS101SAB1Z100 Datasheet
685Kb / 48P
   TigerSHARC Embedded Processor
REV. C
ADSP-TS203S AD-ADSP-TS203S Datasheet
609Kb / 40P
   TigerSHARC Embedded Processor
Rev. PrB
ADSP-2101BS-100 AD-ADSP-2101BS-100 Datasheet
667Kb / 48P
   TigerSHARC Embedded Processor
REV. B
ADSP-TS101S AD-ADSP-TS101S_09 Datasheet
685Kb / 48P
   TigerSHARC Embedded Processor
REV. C
ADSP-TS101S AD-ADSP-TS101S_15 Datasheet
685Kb / 48P
   TigerSHARC Embedded Processor
Rev. C
ADSP-TS202S AD-ADSP-TS202S Datasheet
615Kb / 40P
   TigerSHARC Embedded Processor
Rev. PrB
ADSP-TS202S AD-ADSP-TS202S_06 Datasheet
1Mb / 48P
   TigerSHARC Embedded Processor
REV. C
ADSP-BF542 AD-ADSP-BF542 Datasheet
1Mb / 64P
   Embedded Processor
Rev. PrG
logo
Applied Micro Circuits ...
405EXR AMCC-405EXR Datasheet
176Kb / 2P
   Embedded Processor
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48


Arkusz danych Pobierz

Go To PDF Page


Link URL




Polityka prywatności
ALLDATASHEET.PL
Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com