Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

AD9245BCPZ-402 Arkusz danych(PDF) 10 Page - Analog Devices

Numer części AD9245BCPZ-402
Szczegółowy opis  14-Bit, 20 MSPS/40 MSPS/65 MSPS/80 MSPS, 3 V A/D Converter
Download  32 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  AD [Analog Devices]
Strona internetowa  http://www.analog.com
Logo AD - Analog Devices

AD9245BCPZ-402 Arkusz danych(HTML) 10 Page - Analog Devices

Back Button AD9245BCPZ-402 Datasheet HTML 6Page - Analog Devices AD9245BCPZ-402 Datasheet HTML 7Page - Analog Devices AD9245BCPZ-402 Datasheet HTML 8Page - Analog Devices AD9245BCPZ-402 Datasheet HTML 9Page - Analog Devices AD9245BCPZ-402 Datasheet HTML 10Page - Analog Devices AD9245BCPZ-402 Datasheet HTML 11Page - Analog Devices AD9245BCPZ-402 Datasheet HTML 12Page - Analog Devices AD9245BCPZ-402 Datasheet HTML 13Page - Analog Devices AD9245BCPZ-402 Datasheet HTML 14Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 32 page
background image
AD9245
Rev. D | Page 10 of 32
TERMINOLOGY
Analog Bandwidth (Full Power Bandwidth)
The analog input frequency at which the spectral power of the
fundamental frequency (as determined by the FFT analysis) is
reduced by 3 dB.
Aperture Delay (tA)
The delay between the 50% point of the rising edge of the clock
and the instant at which the analog input is sampled.
Aperture Uncertainty (Jitter, tJ)
The sample-to-sample variation in aperture delay.
Integral Nonlinearity (INL)
The deviation of each individual code from a line drawn from
negative full scale through positive full scale. The point used as
negative full scale occurs ½ LSB before the first code transition.
Positive full scale is defined as a level 1½ LSB beyond the last
code transition. The deviation is measured from the middle of
each particular code to the true straight line.
Differential Nonlinearity (DNL, No Missing Codes)
An ideal ADC exhibits code transitions that are exactly 1 LSB
apart. DNL is the deviation from this ideal value. Guaranteed
no missing codes to 14-bit resolution indicates that all 16,384
codes must be present over all operating ranges.
Offset Error
The major carry transition should occur for an analog value
½ LSB below VIN+ = VIN–. Offset error is defined as the
deviation of the actual transition from that point.
Gain Error
The first code transition should occur at an analog value ½ LSB
above negative full scale. The last transition should occur at an
analog value 1½ LSB below the positive full scale. Gain error is
the deviation of the actual difference between first and last code
transitions and the ideal difference between first and last code
transitions.
Temperature Drift
The temperature drift for offset error and gain error specifies
the maximum change from the initial (25°C) value to the value
at TMIN or TMAX.
Power Supply Rejection Ratio
The change in full scale from the value with the supply at the
minimum limit to the value with the supply at its maximum limit.
Total Harmonic Distortion (THD)1
The ratio of the rms input signal amplitude to the rms value of
the sum of the first six harmonic components.
Signal-to-Noise and Distortion (SINAD)1
The ratio of the rms input signal amplitude to the rms value of
the sum of all other spectral components below the Nyquist
frequency, including harmonics but excluding dc.
Effective Number of Bits (ENOB)
The effective number of bits for a sine wave input at a given
input frequency can be calculated directly from its measured
SINAD using the following formula:
(
)
6.02
1.76
= SINAD
ENOB
Signal-to-Noise Ratio (SNR)1
The ratio of the rms input signal amplitude to the rms value of
the sum of all other spectral components below the Nyquist
frequency, excluding the first six harmonics and dc.
Spurious-Free Dynamic Range (SFDR)1
The difference in dB between the rms input signal amplitude
and the peak spurious signal. The peak spurious component
may or may not be a harmonic.
Two-Tone SFDR1
The ratio of the rms value of either input tone to the rms value
of the peak spurious component. The peak spurious component
may or may not be an IMD product.
Clock Pulse Width and Duty Cycle
Pulse width high is the minimum amount of time that the clock
pulse should be left in the Logic 1 state to achieve rated
performance. Pulse width low is the minimum time the clock
pulse should be left in the Logic 0 state. At a given clock rate,
these specifications define an acceptable clock duty cycle.
Minimum Conversion Rate
The clock rate at which the SNR of the lowest analog signal
frequency drops by no more than 3 dB below the guaranteed limit.
Maximum Conversion Rate
The clock rate at which parametric testing is performed.
Output Propagation Delay (tPD)
The delay between the clock rising edge and the time when all
bits are within valid logic levels.
Out-of-Range Recovery Time
The time it takes for the ADC to reacquire the analog input
after a transition from 10% above positive full scale to 10%
above negative full scale, or from 10% below negative full scale
to 10% below positive full scale.
1 AC specifications may be reported in dBc (degrades as signal levels are
lowered) or in dBFS (always related back to converter full scale).


Podobny numer części - AD9245BCPZ-402

ProducentNumer częściArkusz danychSzczegółowy opis
logo
Analog Devices
AD9245BCP-20EB AD-AD9245BCP-20EB Datasheet
902Kb / 28P
   High Speed ADC USB FIFO Evaluation Kit
REV. 0
AD9245BCP-40EB AD-AD9245BCP-40EB Datasheet
902Kb / 28P
   High Speed ADC USB FIFO Evaluation Kit
REV. 0
AD9245BCP-65EB AD-AD9245BCP-65EB Datasheet
902Kb / 28P
   High Speed ADC USB FIFO Evaluation Kit
REV. 0
AD9245BCP-80EB AD-AD9245BCP-80EB Datasheet
902Kb / 28P
   High Speed ADC USB FIFO Evaluation Kit
REV. 0
More results

Podobny opis - AD9245BCPZ-402

ProducentNumer częściArkusz danychSzczegółowy opis
logo
Analog Devices
AD9245 AD-AD9245_15 Datasheet
810Kb / 32P
   14-Bit, 20 MSPS/40 MSPS/65 MSPS/80 MSPS, 3 V A/D Converter
Rev. E
AD9248BSTZ-65 AD-AD9248BSTZ-65 Datasheet
1Mb / 48P
   14-Bit, 20 MSPS/40 MSPS/65 MSPS Dual A/D Converter
REV. B
AD9248 AD-AD9248_15 Datasheet
1Mb / 48P
   14-Bit, 20 MSPS/40 MSPS/65 MSPS Dual A/D Converter
REV. B
AD9248BSTZ-40 AD-AD9248BSTZ-40 Datasheet
1Mb / 48P
   14-Bit, 20 MSPS/40 MSPS/65 MSPS Dual A/D Converter
REV. B
AD9248BSTZ-20 AD-AD9248BSTZ-20 Datasheet
1Mb / 48P
   14-Bit, 20 MSPS/40 MSPS/65 MSPS Dual A/D Converter
REV. B
AD9244 AD-AD9244_15 Datasheet
1Mb / 36P
   14-Bit, 40 MSPS/65 MSPS A/D Converter
REV. C
AD9244 AD-AD9244_17 Datasheet
996Kb / 37P
   14-Bit, 40 MSPS/65 MSPS A/D Converter
AD6644 AD-AD6644 Datasheet
1Mb / 19P
   14-Bit, 40 MSPS/65 MSPS A/D Converter
REV. 0
AD9244 AD-AD9244_05 Datasheet
1Mb / 36P
   14-Bit, 40 MSPS/65 MSPS A/D Converter
REV. C
AD9251 AD-AD9251 Datasheet
1Mb / 36P
   14-Bit, 20 MSPS/40 MSPS/65 MSPS/80 MSPS, 1.8 V Dual Analog-to-Digital Converter
REV. 0
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32


Arkusz danych Pobierz

Go To PDF Page


Link URL




Polityka prywatności
ALLDATASHEET.PL
Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com