Zakładka z wyszukiwarką danych komponentów |
|
TPD12S520DBTR Arkusz danych(PDF) 5 Page - Texas Instruments |
|
|
TPD12S520DBTR Arkusz danych(HTML) 5 Page - Texas Instruments |
5 / 8 page www.ti.com Electrical Characteristics TPD12S520 SINGLE-CHIP HDMI RECEIVER PORT PROTECTION AND INTERFACE DEVICE SLVS640 – OCTOBER 2007 over operating free-air temperature range (unless otherwise noted) PARAMETER TEST CONDITIONS MIN TYP MAX UNIT ICC5V Operating supply current 5V_SUPPLY = 5 V 110 130 μA ICCLV Bias supply current LV_SUPPLY = 3.3 V 1 5 μA OFF-state leakage current, IOFF LV_SUPPLY = 0 V 0.1 5 μA level-shifting NFET TMDS_[2:0]+/–, TMDS_CK+/–, Current conducted from output CE_REMOTE_OUT, IBACKDRIVE pins to V_SUPPLY rails when 5V_SUPPLY < VCH_OUT 0.1 5 μA DDC_DAT_OUT, powered down DDC_CLK_OUT, HOTPLUG_DET_OUT LV_SUPPLY = 2.5 V, Voltage drop across level-shifting VON VS = GND, 75 95 140 mV NFET when ON IDS = 3 mA Top diode 0.6 0.85 0.95 VF Diode forward voltage IF = 8 mA, TA = 25°C (1) V Bottom diode 0.6 0.85 0.95 Pins 4, 7,10,13, 20–24, 27, IEC ±8 30, 33(1)(2) VESD ESD withstand voltage kV Pins 1, 2, 16–19, 37(1)(3) HBM ±2 Positive transients 9 Channel clamp voltage @ 8kV VCL TA = 25°C (1) (3) V HBM ESD Negative transients –9 Positive transients 3 RDYN Dynamic resistance I = 1 A, TA = 25°C (4) Ω Negative transients 1.5 ILEAK TMDS channel leakage current TA = 25°C (1) 0.01 1 μA CIN, 5V_SUPPLY = 5 V, Measured at 1 MHz, TMDS channel input capacitance 0.9 1.2 pF TMDS VBIAS = 2.5 V (1) ΔCIN, TMDS channel input capacitance 5V_SUPPLY = 5 V, Measured at 1 MHz, 0.05 pF TMDS matching VBIAS = 2.5 V (1) (5) Mutual capacitance between 5V_SUPPLY = 0 V, Measured at 1 MHz, CMUTUAL 0.07 pF signal pin and adjacent signal pin VBIAS = 2.5 V (1) DDC 3.5 4 5V_SUPPLY = 0 V, Level-shifting input capacitance, CIN Measured at 100 KHz, CEC 3.5 4 pF capacitance to GND VBIAS = 2.5 V(1) HP 3.5 4 (1) This parameter is specified by design and verified by device characterization. (2) Standard IEC 61000-4-2, CDISCHARGE= 150 pF, RDISCHARGE = 330 Ω, 5V_SUPPLY and LV_SUPPLY within recommended operating conditions, GND = 0 V and ESD_BYP (pin 37), and HOTPLUG_DET_OUT (pin 20), each bypassed with a 0.1- μF ceramic capacitor connected to GND. (3) Human-Body Model per MIL-STD-883, Method 3015, CDISCHARGE = 100 pF, RDISCHARGE = 1.5 kΩ, 5V_SUPPLY and LV_SUPPLY within recommended operating conditions, GND = 0 V and ESD_BYP (pin 37), and HOTPLUG_DET_OUT (pin 20), each bypassed with a 0.1- μF ceramic capacitor connected to GND. (4) These measurements performed with no external capacitor on ESD_BYP. (5) Intrapair matching, each TMDS pair (i.e. D+, D–) Copyright © 2007, Texas Instruments Incorporated Submit Documentation Feedback 5 Product Folder Link(s): TPD12S520 |
Podobny numer części - TPD12S520DBTR |
|
Podobny opis - TPD12S520DBTR |
|
|
Link URL |
Polityka prywatności |
ALLDATASHEET.PL |
Czy Alldatasheet okazała się pomocna? [ DONATE ] |
O Alldatasheet | Reklama | Kontakt | Polityka prywatności | Linki | Lista producentów All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |