Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

TPA5050 Arkusz danych(PDF) 5 Page - Texas Instruments

Click here to check the latest version.
Numer części TPA5050
Szczegółowy opis  STEREO DIGITAL AUDIO LIP-SYNC DELAY WITH I2C CONTROL
Download  21 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  TI [Texas Instruments]
Strona internetowa  http://www.ti.com
Logo TI - Texas Instruments

TPA5050 Arkusz danych(HTML) 5 Page - Texas Instruments

  TPA5050 Datasheet HTML 1Page - Texas Instruments TPA5050 Datasheet HTML 2Page - Texas Instruments TPA5050 Datasheet HTML 3Page - Texas Instruments TPA5050 Datasheet HTML 4Page - Texas Instruments TPA5050 Datasheet HTML 5Page - Texas Instruments TPA5050 Datasheet HTML 6Page - Texas Instruments TPA5050 Datasheet HTML 7Page - Texas Instruments TPA5050 Datasheet HTML 8Page - Texas Instruments TPA5050 Datasheet HTML 9Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 21 page
background image
www.ti.com
Serial Audio Input Ports
th1
tsu1
tsu2
th2
DATA
BCLK
(Input)
LRCLK
(Input)
APPLICATION INFORMATION
AUDIO SERIAL INTERFACE
AUDIO DATA FORMATS AND TIMING
TPA5050
SLOS492B – MAY 2006 – REVISED MAY 2007
over recommended operating conditions (unless otherwise noted)
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
fSCLKIN Frequency, BCLK 32 × fs, 48 × fs, 64 × fs
1.024
12.288
MHz
tsu1
Setup time, LRCLK to BCLK rising edge
10
ns
th1
Hold time, LRCLK from BCLK rising edge
10
ns
tsu2
Setup time, DATA to BCLK rising edge
10
ns
th2
Hold time, DATA from BCLK rising edge
10
ns
LRCLK frequency
32
48
192
kHz
BCLK duty cycle
50%
LRCLK duty cycle
50%
BCLK rising edges between LRCLK rising edges
LRCLK duty cycle = 50%
32
64
BCLK edges
Figure 3. Serial Data Interface Timing
The audio serial interface for the TPA5050 consists of a 3-wire synchronous serial port. It includes LRCLK,
BCLK, and DATA. BCLK is the serial audio bit clock, and it is used to clock the serial data present on DATA into
the serial shift register of the audio interface. Serial data is clocked into the TPA5050 on the rising edge of
BCLK. LRCLK is the serial audio left/right word clock. It is used to latch serial data into the internal registers of
the serial audio interface. LRCLK is operated at the sampling frequency, fs. BCLK can be operated at 32 to 64
times the sampling frequency for right-justified, left-justified, and I2S formats. A system clock is not necessary for
the operation of the TPA5050.
The TPA5050 supports industry-standard audio data formats, including right-justified, I2S, and left-justified. The
data formats are shown in Figure 4. Data formats are selected using the I2C interface and register map (see
Table 1).
5
Submit Documentation Feedback


Podobny numer części - TPA5050

ProducentNumer częściArkusz danychSzczegółowy opis
logo
Texas Instruments
TPA5050 TI-TPA5050 Datasheet
486Kb / 17P
[Old version datasheet]   STEREO DIGITAL AUDIO LIP-SYNC DELAY WITH I2C CONTROL
TPA5050RSAR TI-TPA5050RSAR Datasheet
486Kb / 17P
[Old version datasheet]   STEREO DIGITAL AUDIO LIP-SYNC DELAY WITH I2C CONTROL
TPA5050RSAR TI-TPA5050RSAR Datasheet
859Kb / 21P
[Old version datasheet]   STEREO DIGITAL AUDIO LIP-SYNC DELAY WITH I2C CONTROL
TPA5050RSARG4 TI-TPA5050RSARG4 Datasheet
486Kb / 17P
[Old version datasheet]   STEREO DIGITAL AUDIO LIP-SYNC DELAY WITH I2C CONTROL
TPA5050RSARG4 TI-TPA5050RSARG4 Datasheet
859Kb / 21P
[Old version datasheet]   STEREO DIGITAL AUDIO LIP-SYNC DELAY WITH I2C CONTROL
More results

Podobny opis - TPA5050

ProducentNumer częściArkusz danychSzczegółowy opis
logo
Texas Instruments
TPA5050 TI-TPA5050_07 Datasheet
859Kb / 21P
[Old version datasheet]   STEREO DIGITAL AUDIO LIP-SYNC DELAY WITH I2C CONTROL
TPA5050 TI-TPA5050 Datasheet
486Kb / 17P
[Old version datasheet]   STEREO DIGITAL AUDIO LIP-SYNC DELAY WITH I2C CONTROL
TPA5052 TI-TPA5052 Datasheet
261Kb / 10P
[Old version datasheet]   STEREO DIGITAL AUDIO LIP-SYNC DELAY
TPA5051 TI-TPA5051_07 Datasheet
794Kb / 21P
[Old version datasheet]   FOUR CHANNEL DIGITAL AUDIO LIP-SYNC DELAY WITH I2C CONTROL
TPA5051 TI-TPA5051 Datasheet
511Kb / 19P
[Old version datasheet]   FOUR CHANNEL DIGITAL AUDIO LIP-SYNC DELAY WITH I2C CONTROL
logo
Renesas Technology Corp
R2S15901SP RENESAS-R2S15901SP Datasheet
200Kb / 8P
   Digital Delay IC for Lip Sync
logo
Nippon Precision Circui...
SM5921A NPC-SM5921A Datasheet
152Kb / 27P
   8-channel Lip Sync Delay
logo
Sanyo Semicon Device
LC75051E SANYO-LC75051E Datasheet
82Kb / 9P
   CMOS IC Lip-Sync Enabling Audio DSP
logo
New Japan Radio
NJU26901 NJRC-NJU26901 Datasheet
106Kb / 8P
   Digital Audio Delay
logo
Texas Instruments
TPA0152 TI1-TPA0152_16 Datasheet
967Kb / 36P
[Old version datasheet]   2.8-W STEREO AUDIO POWER AMPLIFIER WITH DIGITAL VOLUME CONTROL
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21


Arkusz danych Pobierz

Go To PDF Page


Link URL




Polityka prywatności
ALLDATASHEET.PL
Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com