Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

ADSP-21266SKSTZ-2B Arkusz danych(PDF) 8 Page - Analog Devices

Numer części ADSP-21266SKSTZ-2B
Szczegółowy opis  Embedded Processor
Download  44 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  AD [Analog Devices]
Strona internetowa  http://www.analog.com
Logo AD - Analog Devices

ADSP-21266SKSTZ-2B Arkusz danych(HTML) 8 Page - Analog Devices

Back Button ADSP-21266SKSTZ-2B Datasheet HTML 4Page - Analog Devices ADSP-21266SKSTZ-2B Datasheet HTML 5Page - Analog Devices ADSP-21266SKSTZ-2B Datasheet HTML 6Page - Analog Devices ADSP-21266SKSTZ-2B Datasheet HTML 7Page - Analog Devices ADSP-21266SKSTZ-2B Datasheet HTML 8Page - Analog Devices ADSP-21266SKSTZ-2B Datasheet HTML 9Page - Analog Devices ADSP-21266SKSTZ-2B Datasheet HTML 10Page - Analog Devices ADSP-21266SKSTZ-2B Datasheet HTML 11Page - Analog Devices ADSP-21266SKSTZ-2B Datasheet HTML 12Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 44 page
background image
Rev. C
|
Page 8 of 44
|
October 2007
ADSP-21266
Left-justified sample pair mode is a mode where in each frame
sync cycle, two samples of data are transmitted/received—one
sample on the high segment of the frame sync, the other on the
low segment of the frame sync. Programs have control over var-
ious attributes of this mode.
Each of the serial ports supports the left-justified sample-pair
and I2S protocols (I2S is an industry-standard interface com-
monly used by audio codecs, ADCs, and DACs) with two data
pins, allowing four left-justified sample-pair or I2S channels
(using two stereo devices) per serial port with a maximum of up
to 24 audio channels. The serial ports permit little-endian or
big-endian transmission formats and word lengths selectable
from 3 bits to 32 bits. For the left-justified sample pair and I2S
modes, data-word lengths are selectable between 8 bits and 32
bits. Serial ports offer selectable synchronization and transmit
modes as well as optional μ-law or A-law companding selection
on a per channel basis. Serial port clocks and frame syncs can be
internally or externally generated.
Serial Peripheral (Compatible) Interface
Serial peripheral interface is an industry-standard synchronous
serial link, enabling the ADSP-21266 SPI-compatible port to
communicate with other SPI-compatible devices. SPI is an
interface consisting of two data pins, one device select pin, and
one clock pin. It is a full-duplex synchronous serial interface,
supporting both master and slave modes. The SPI port can
operate in a multimaster environment by interfacing with up to
four other SPI-compatible devices, either acting as a master or
slave device. The ADSP-21266 SPI-compatible peripheral
implementation also features programmable baud rates at up to
50 MHz for a core clock of 200 MHz and up to 37.5 MHz for a
core clock of 150 MHz, clock phases, and polarities. The ADSP-
21266 SPI-compatible port uses open-drain drivers to support a
multimaster configuration and to avoid data contention.
Parallel Port
The parallel port provides interfaces to SRAM and peripheral
devices. The multiplexed address and data pins (AD15–0) can
access 8-bit devices with up to 24 bits of address, or 16-bit
devices with up to 16 bits of address. In either mode, 8- or 16-
bit, the maximum data transfer rate is one-third the core clock
speed. As an example, a clock rate of 200 MHz is equivalent to
66M byte/sec, and a clock rate of 150 MHz is equivalent to
50M byte/sec.
DMA transfers are used to move data to and from internal
memory. Access to the core is also facilitated through the paral-
lel port register read/write functions. The RD, WR, and ALE
(address latch enable) pins are the control pins for the
parallel port.
Timers
The ADSP-21266 has a total of four timers: a core timer able to
generate periodic software interrupts, and three general-pur-
pose timers that can generate periodic interrupts and be
independently set to operate in one of three modes:
•Pulse waveform generation mode
•Pulse width count/capture mode
• External event watchdog mode
The core timer can be configured to use flag3 as a timer expired
output signal, and each general-purpose timer has one bidirec-
tional pin and four registers that implement its mode of
operation: a 6-bit configuration register, a 32-bit count register,
a 32-bit period register, and a 32-bit pulse width register. A sin-
gle control and status register enables or disables all three
general-purpose timers independently.
ROM-Based Security
The ADSP-21266 has a ROM security feature that provides
hardware support for securing user software code by preventing
unauthorized reading from the internal code when enabled.
When using this feature, the DSP does not boot-load any exter-
nal code, executing exclusively from internal SRAM/ROM.
Additionally, the DSP is not freely accessible via the JTAG port.
Instead, a unique 64-bit key, which must be scanned in through
the JTAG or test access port, will be assigned to each customer.
The device will ignore a wrong key. Emulation features and
external boot modes are only available after the correct key is
scanned.
Program Booting
The internal memory of the ADSP-21266 boots at system
power-up from an 8-bit EPROM via the parallel port, an SPI
master, an SPI slave, or an internal boot. Booting is determined
by the boot configuration (BOOT_CFG1–0) pins. Selection of
the boot source is controlled via the SPI as either a master or
slave device, or it can immediately begin executing from ROM.
Phase-Locked Loop
The ADSP-21266 uses an on-chip phase-locked loop (PLL) to
generate the internal clock for the core. On power-up, the
CLK_CFG1–0 pins are used to select ratios of 16:1, 8:1, and 3:1.
After booting, numerous other ratios can be selected via soft-
ware control. The ratios are made up of software configurable
numerator values from 1 to 64 and software configurable divi-
sor values of 2, 4, 8, and 16.
Power Supplies
The ADSP-21266 has separate power supply connections for the
internal (VDDINT), external (VDDEXT), and analog (AVDD/AVSS)
power supplies. The internal and analog supplies must meet the
1.2 V requirement. The external supply must meet the 3.3 V
requirement. All external supply pins must be connected to the
same power supply.
Note that the analog supply pin (AVDD) powers the
ADSP-21266’s internal clock generator PLL. To produce a sta-
ble clock, it is recommended that PCB designs use an external


Podobny numer części - ADSP-21266SKSTZ-2B

ProducentNumer częściArkusz danychSzczegółowy opis
logo
Analog Devices
ADSP-21266SKSTZ-2B AD-ADSP-21266SKSTZ-2B Datasheet
1Mb / 44P
   SHARC Embedded Processor
REV. B
More results

Podobny opis - ADSP-21266SKSTZ-2B

ProducentNumer częściArkusz danychSzczegółowy opis
logo
Analog Devices
ADSP-BF542 AD-ADSP-BF542 Datasheet
1Mb / 64P
   Embedded Processor
Rev. PrG
logo
Applied Micro Circuits ...
405EXR AMCC-405EXR Datasheet
176Kb / 2P
   Embedded Processor
logo
Analog Devices
ADSP-BF542 AD-ADSP-BF542_07 Datasheet
3Mb / 68P
   Embedded Processor
Rev. PrE
ADSP-BF542 AD-ADSP-BF542_1 Datasheet
3Mb / 100P
   Embedded Processor
Rev. C
ADSP-BF522C AD-ADSP-BF522C Datasheet
829Kb / 12P
   Embedded Processor
Rev. PrB
ADSP-TS101S AD-ADSP-TS101S Datasheet
827Kb / 44P
   Embedded Processor
REV. A
ADSP-21262 AD-ADSP-21262_05 Datasheet
1Mb / 48P
   Embedded Processor
REV. B
ADSP-BF522 AD-ADSP-BF522 Datasheet
2Mb / 88P
   Blackfin Embedded Processor
REV. D
ADSP-2101BS-100 AD-ADSP-2101BS-100 Datasheet
667Kb / 48P
   TigerSHARC Embedded Processor
REV. B
logo
List of Unclassifed Man...
PICASO ETC2-PICASO Datasheet
8Mb / 24P
   Embedded Graphics Processor
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44


Arkusz danych Pobierz

Go To PDF Page


Link URL




Polityka prywatności
ALLDATASHEET.PL
Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com