ADS62P24 datasheet(11/70 Pages) TI

Numer części	ADS62P24

Szczegółowy opis	DUAL CHANNEL, 14-BITS, 125/105/80/65 MSPS ADC WITH DDR LVDS/CMOS OUTPUTS

Download	70 Pages

Scroll/Zoom	100%

Producent	TI [Texas Instruments]

Strona internetowa	http://www.ti.com

Logo

11 / 70 page

www.ti.com

DEVICE CONFIGURATION

USING PARALLEL INTERFACE CONTROL ONLY

USING SERIAL INTERFACE PROGRAMMING ONLY

USING BOTH SERIAL INTERFACE and PARALLEL CONTROLS

ADS62P45, ADS62P44

ADS62P43, ADS62P42

SLAS561A – JULY 2007 – REVISED FEBRUARY 2008

ADS62P4X can be configured independently using either parallel interface control or serial interface

programming.

To control the device using the parallel interface, keep RESET tied to high (AVDD). Pins SEN, SCLK, CTRL1,

CTRL2 and CTRL3 can be used to directly control certain modes of the ADC. After power-up, the device will

automatically get configured as per the parallel pin voltage settings (Table 2 to Table 4).

In this mode, SEN and SCLK function as parallel analog control pins, which can be configured using a simple

resistor divider (Figure 4). Table 1 has a brief description of the modes controlled by the parallel pins.

Table 1. Parallel Pin Definition

TYPE OF PIN

CONTROLS MODES

SCLK

Analog control pins

Coarse Gain and internal/external reference

(controlled by analog

SEN

LVDS/CMOS interface and output data format

voltage levels, see )

CTRL1

Digital control pins

CTRL2

(controlled by digital

Together control various powerdown modes and MUX mode.

logic levels)

CTRL3

To program the device using the serial interface, keep RESET low. Pins SEN, SDATA, and SCLK function as

serial interface digital pins and are used to access the internal registers of ADC. The registers must first be reset

to their default values either by applying a pulse on RESET pin or by setting bit <RST> = 1. After reset, the

RESET pin must be kept low.

The serial interface section describes the register programming and register reset in more detail. Since the

parallel pins (CTRL1, CTRL2, CTRL3) are not used in this mode, they must be tied to ground.

For increased flexibility, a combination of serial interface registers and parallel pin controls (CTRL1 to CTRL3)

can also be used to configure the device. To allow this, keep RESET low.

The parallel interface control pins CTRL1 to CTRL3 are available. After power-up, the device will automatically

get configured as per the voltage settings on these pins (Table 4).

SEN, SDATA, and SCLK function as serial interface digital pins and are used to access the internal registers of

ADC. The registers must first be reset to their default values either by applying a pulse on RESET pin or by

setting bit <RST> = 1. After reset, the RESET pin must be kept low. The serial interface section describes the

register programming and register reset in more detail.

Since the power down modes can be controlled using both the parallel pins and serial registers, the priority

between the two is determined by <OVRD> bit. When <OVRD> bit = 0, pins CTRL1 to CTRL3 control the power

down modes. With <OVRD> = 1, register bits <POWER DOWN> control these modes, over-riding the pin

settings.

Submit Documentation Feedback

11

Product Folder Link(s): ADS62P45, ADS62P44 ADS62P43, ADS62P42

Podobny numer części - ADS62P24

Producent	Numer części	Arkusz danych	Szczegółowy opis
Texas Instruments	ADS62P24	1Mb / 71P	[Old version datasheet] DUAL CHANNEL, 12-BITS, 125/105/80/65 MSPS ADC WITH DDR LVDS/CMOS OUTPUTS
	ADS62P24	1Mb / 78P	[Old version datasheet] DUAL CHANNEL, 12-BITS, 125/105/80/65 MSPS ADC WITH DDR LVDS/CMOS OUTPUTS
	ADS62P24IRGCR	1Mb / 71P	[Old version datasheet] DUAL CHANNEL, 12-BITS, 125/105/80/65 MSPS ADC WITH DDR LVDS/CMOS OUTPUTS
	ADS62P24IRGCR	1Mb / 78P	[Old version datasheet] DUAL CHANNEL, 12-BITS, 125/105/80/65 MSPS ADC WITH DDR LVDS/CMOS OUTPUTS
	ADS62P24IRGCRG4	1Mb / 78P	[Old version datasheet] DUAL CHANNEL, 12-BITS, 125/105/80/65 MSPS ADC WITH DDR LVDS/CMOS OUTPUTS

More results

Podobny opis - ADS62P24

Producent	Numer części	Arkusz danych	Szczegółowy opis
Texas Instruments	ADS6143IRHB25	2Mb / 67P	[Old version datasheet] 14-BITS, 125/105/80/65 MSPS ADC WITH DDR LVDS/CMOS OUTPUTS
	ADS6145	2Mb / 68P	[Old version datasheet] 14-BITS, 125/105/80/65 MSPS ADC WITH DDR LVDS/CMOS OUTPUTS
	ADS62P25	1Mb / 71P	[Old version datasheet] DUAL CHANNEL, 12-BITS, 125/105/80/65 MSPS ADC WITH DDR LVDS/CMOS OUTPUTS
	ADS6125	2Mb / 67P	[Old version datasheet] 12-BITS, 125/105/80/65 MSPS ADC WITH DDR LVDS/CMOS OUTPUTS
	ADS62P24	1Mb / 78P	[Old version datasheet] DUAL CHANNEL, 12-BITS, 125/105/80/65 MSPS ADC WITH DDR LVDS/CMOS OUTPUTS
	ADS6124IRHB25	2Mb / 67P	[Old version datasheet] 12-BITS, 125/105/80/65 MSPS ADC WITH DDR LVDS/CMOS OUTPUTS
	ADS6122	2Mb / 67P	[Old version datasheet] 12-BITS, 125/105/80/65 MSPS ADC WITH DDR LVDS/CMOS OUTPUTS
	ADS62P45	2Mb / 67P	[Old version datasheet] Dual Channel 14-Bit, 125/105/80/65 MSPS ADC with Parallel CMOS/DDR LVDS outputs
	ADS6142-HT	970Kb / 49P	[Old version datasheet] 14-BITS, 65 MSPS ADC WITH DDR LVDS/CMOS OUTPUTS
NXP Semiconductors	ADC1412D065	295Kb / 37P	Dual 14-bit ADC 65, 80, 105 or 125 Msps CMOS or LVDS DDR digital outputs Rev. 02-4 June 2009

More results

ADS62P24 Arkusz danych(PDF) 11 Page - Texas Instruments

ADS62P24 Arkusz danych(HTML) 11 Page - Texas Instruments

Podobny numer części - ADS62P24

Podobny opis - ADS62P24

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70

Arkusz danych Pobierz

Link URL