Zakładka z wyszukiwarką danych komponentów |
|
ADN8102-EVALZ Arkusz danych(PDF) 5 Page - Analog Devices |
|
ADN8102-EVALZ Arkusz danych(HTML) 5 Page - Analog Devices |
5 / 32 page ADN8102 Rev. A | Page 5 of 32 TIMING SPECIFICATIONS Table 2. I2C Timing Parameters Parameter Min Max Unit Description fSCL 0 400 kHz SCL clock frequency tHD:STA 0.6 N/A μs Hold time for a start condition tSU:STA 0.6 N/A μs Setup time for a repeated start condition tLOW 1.3 N/A μs Low period of the SCL clock tHIGH 0.6 N/A μs High period of the SCL clock tHD:DAT 0 N/A μs Data hold time tSU:DAT 10 N/A ns Data setup time tR 1 300 ns Rise time for both SDA and SCL tF 1 300 ns Fall time for both SDA and SCL tSU:STO 0.6 N/A μs Setup time for a stop condition tBUF 1 N/A ns Bus free time between a stop and a start condition CIO 5 7 pF Capacitance for each I/O pin S P Sr S SDA SCL tF tR tF tR tBUF tLOW tHD:STA tHD:DAT tHIGH tSU:DAT tSU:STA tSU:STO tHD:STA Figure 2. I2C Timing Diagram |
Podobny numer części - ADN8102-EVALZ |
|
Podobny opis - ADN8102-EVALZ |
|
|
Link URL |
Polityka prywatności |
ALLDATASHEET.PL |
Czy Alldatasheet okazała się pomocna? [ DONATE ] |
O Alldatasheet | Reklama | Kontakt | Polityka prywatności | Linki | Lista producentów All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |