Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

AD9520-3BCPZ Arkusz danych(PDF) 1 Page - Analog Devices

Numer części AD9520-3BCPZ
Szczegółowy opis  12 LVPECL/24 CMOS Output Clock Generator with Integrated 2 GHz VCO
Download  84 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  AD [Analog Devices]
Strona internetowa  http://www.analog.com
Logo AD - Analog Devices

AD9520-3BCPZ Arkusz danych(HTML) 1 Page - Analog Devices

  AD9520-3BCPZ Datasheet HTML 1Page - Analog Devices AD9520-3BCPZ Datasheet HTML 2Page - Analog Devices AD9520-3BCPZ Datasheet HTML 3Page - Analog Devices AD9520-3BCPZ Datasheet HTML 4Page - Analog Devices AD9520-3BCPZ Datasheet HTML 5Page - Analog Devices AD9520-3BCPZ Datasheet HTML 6Page - Analog Devices AD9520-3BCPZ Datasheet HTML 7Page - Analog Devices AD9520-3BCPZ Datasheet HTML 8Page - Analog Devices AD9520-3BCPZ Datasheet HTML 9Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 1 / 84 page
background image
12 LVPECL/24 CMOS Output Clock
Generator with Integrated 2 GHz VCO
AD9520-3
Rev. 0
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibilityis assumedbyAnalogDevicesforitsuse,norforanyinfringementsof patentsorother
rightsofthirdpartiesthatmayresultfromitsuse.Specificationssubjecttochangewithoutnotice.No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarksandregisteredtrademarksarethepropertyoftheirrespectiveowners.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700
www.analog.com
Fax: 781.461.3113
©2008 Analog Devices, Inc. All rights reserved.
FEATURES
Low phase noise, phase-locked loop (PLL)
On-chip VCO tunes from 1.72 GHz to 2.25 GHz
Supports external 3.3 V/5 V VCO/VCXO to 2.4 GHz
1 differential or 2 single-ended reference inputs
Accepts CMOS, LVDS, or LVPECL references to 250 MHz
Accepts 16.67 MHz to 33.3 MHz crystal for reference input
Optional reference clock doubler
Reference monitoring capability
Auto and manual reference switchover/holdover modes,
with selectable revertive/nonrevertive switching
Glitch-free switchover between references
Automatic recovery from holdover
Digital or analog lock detect, selectable
Optional zero delay operation
Twelve 1.6 GHz LVPECL outputs divided into 4 groups
Each group of 3 has a 1-to-32 divider with phase delay
Additive output jitter as low as 225 fs rms
Channel-to-channel skew grouped outputs <16 ps
Each LVPECL output can be configured as 2 CMOS outputs
(for fOUT ≤ 250 MHz)
Automatic synchronization of all outputs on power-up
Manual synchronization of outputs as needed
SPI- and I²C-compatible serial control port
64-lead LFCSP
Nonvolatile EEPROM stores configuration settings
APPLICATIONS
Low jitter, low phase noise clock distribution
Clock generation and translation for SONET, 10Ge, 10G FC,
and other 10 Gbps protocols
Forward error correction (G.710)
Clocking high speed ADCs, DACs, DDSs, DDCs, DUCs, MxFEs
High performance wireless transceivers
ATE and high performance instrumentation
Broadband infrastructures
GENERAL DESCRIPTION
The AD9520-31 provides a multioutput clock distribution
function with subpicosecond jitter performance, along with an
on-chip PLL and VCO. The on-chip VCO tunes from 1.72 GHz
to 2.25 GHz. An external 3.3 V/5 V VCO/VCXO of up to 2.4 GHz
can also be used.
FUNCTIONAL BLOCK DIAGRAM
OPTIONAL
REF1
REF2
CLK
LF
DIVIDER
AND MUXES
ZERO
DELAY
CP
VCO
STATUS
MONITOR
SPI/I2C CONTROL
PORT AND
DIGITAL LOGIC
EEPROM
AD9520
OUT0
OUT1
OUT2
DIV/Φ
OUT3
OUT4
OUT5
DIV/Φ
OUT6
OUT7
OUT8
DIV/Φ
OUT9
OUT10
OUT11
DIV/Φ
LVPECL/
CMOS
REFIN
REFIN
Figure 1.
The AD9520 serial interface supports both SPI and I2C® ports.
An in-package EEPROM can be programmed through the
serial interface and store user-defined register settings for
power-up and chip reset.
The AD9520 features 12 LVPECL outputs in four groups. Any
of the 1.6 GHz LVPECL outputs can be reconfigured as two
250 MHz CMOS outputs.
Each group of outputs has a divider that allows both the divide
ratio (from 1 to 32) and the phase (coarse delay) to be set.
The AD9520 is available in a 64-lead LFCSP and can be operated
from a single 3.3 V supply. The external VCO can have an
operating voltage up to 5.5 V. A separate output driver power
supply can be from 2.375 V to 3.465 V.
The AD9520 is specified for operation over the standard industrial
range of −40°C to +85°C.
1 The AD9520 is used throughout this data sheet to refer to all the members of the AD9520 family. However, when AD9520-3 is used, it is referring to that specific
member of the AD9520 family.


Podobny numer części - AD9520-3BCPZ

ProducentNumer częściArkusz danychSzczegółowy opis
logo
Analog Devices
AD9520-3BCPZ AD-AD9520-3BCPZ Datasheet
1Mb / 80P
   12 LVPECL/24 CMOS Output Clock Generator
AD9520-3BCPZ-REEL7 AD-AD9520-3BCPZ-REEL7 Datasheet
1Mb / 80P
   12 LVPECL/24 CMOS Output Clock Generator
More results

Podobny opis - AD9520-3BCPZ

ProducentNumer częściArkusz danychSzczegółowy opis
logo
Analog Devices
AD9520-4 AD-AD9520-4 Datasheet
1Mb / 84P
   12 LVPECL/24 CMOS Output Clock Generator with Integrated 1.6 GHz VCO
REV. 0
AD9520-0 AD-AD9520-0 Datasheet
1Mb / 84P
   12 LVPECL/24 CMOS Output Clock Generator with Integrated 2.8 GHz VCO
REV. 0
AD9520-1 AD-AD9520-1 Datasheet
1Mb / 84P
   12 LVPECL/24 CMOS Output Clock Generator with Integrated 2.5 GHz VCO
REV. 0
AD9520-2 AD-AD9520-2 Datasheet
1Mb / 84P
   12 LVPECL/24 CMOS Output Clock Generator with Integrated 2.2 GHz VCO
REV. 0
AD9522-3 AD-AD9522-3 Datasheet
1Mb / 84P
   12 LVDS/24 CMOS Output Clock Generator with Integrated 2 GHz VCO
REV. 0
AD9522-4 AD-AD9522-4 Datasheet
1Mb / 84P
   12 LVDS/24 CMOS Output Clock Generator with Integrated 1.6 GHz VCO
REV. 0
AD9522-1 AD-AD9522-1 Datasheet
1Mb / 84P
   12 LVDS/24 CMOS Output Clock Generator with Integrated 2.4 GHz VCO
REV. 0
AD9522-1 AD-AD9522-1_15 Datasheet
1Mb / 84P
   12 LVDS/24 CMOS Output Clock Generator with Integrated 2.4 GHz VCO
AD9522-2 AD-AD9522-2 Datasheet
1Mb / 84P
   12 LVDS/24 CMOS Output Clock Generator with Integrated 2.2 GHz VCO
REV. 0
AD9522-2 AD-AD9522-2_15 Datasheet
1Mb / 84P
   12 LVDS/24 CMOS Output Clock Generator with Integrated 2.2 GHz VCO
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84


Arkusz danych Pobierz

Go To PDF Page


Link URL




Polityka prywatności
ALLDATASHEET.PL
Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com