Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

SN74ALVC3651 Arkusz danych(PDF) 8 Page - Texas Instruments

Numer części SN74ALVC3651
Szczegółowy opis  2048 횞 36 SYNCHRONOUS FIRST-IN, FIRST-OUT MEMORY
Download  26 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  TI [Texas Instruments]
Strona internetowa  http://www.ti.com
Logo TI - Texas Instruments

SN74ALVC3651 Arkusz danych(HTML) 8 Page - Texas Instruments

Back Button SN74ALVC3651 Datasheet HTML 4Page - Texas Instruments SN74ALVC3651 Datasheet HTML 5Page - Texas Instruments SN74ALVC3651 Datasheet HTML 6Page - Texas Instruments SN74ALVC3651 Datasheet HTML 7Page - Texas Instruments SN74ALVC3651 Datasheet HTML 8Page - Texas Instruments SN74ALVC3651 Datasheet HTML 9Page - Texas Instruments SN74ALVC3651 Datasheet HTML 10Page - Texas Instruments SN74ALVC3651 Datasheet HTML 11Page - Texas Instruments SN74ALVC3651 Datasheet HTML 12Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 26 page
background image
SN74ALVC3651
2048
× 36
SYNCHRONOUS FIRST-IN, FIRST-OUT MEMORY
SDMS025A – OCTOBER 1999 – REVISED DECEMBER 1999
8
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
Table 3. Port-B Enable Function Table
CSB
W/RB
ENB
MBB
CLKB
B0–B35 OUTPUTS
PORT FUNCTION
H
X
X
X
X
In high-impedance state
None
L
L
L
X
X
In high-impedance state
None
L
L
H
L
In high-impedance state
None
L
L
H
H
In high-impedance state
Mail2 write
L
H
L
L
X
Active, FIFO output register
None
L
H
H
L
Active, FIFO output register
FIFO read
L
H
L
H
X
Active, mail1 register
None
L
H
H
H
Active, mail1 register
Mail1 read (set MBF1 high)
The setup- and hold-time constraints to the port clocks for the port-chip selects and write/read selects are only
for enabling write and read operations and are not related to high-impedance control of the data outputs. If a
port enable is low during a clock cycle, the port-chip select and write/read select can change states during the
setup- and hold-time window of the cycle.
When OR is low, the next data word is sent to the FIFO output register automatically by the CLKB low-to-high
transition that sets OR high. When OR is high, an available data word is clocked to the FIFO output register only
when a FIFO read is selected by CSB, W/RB, ENB, and MBB.
synchronized FIFO flags
Each FIFO flag is synchronized to its port clock through at least two flip-flop stages. This is done to improve the
flag’s reliability by reducing the probability of metastable events on their outputs when CLKA and CLKB operate
asynchronously with one another. OR and AE are synchronized to CLKB. IR and AF are synchronized to CLKA.
Table 4 shows the relationship of each flag to the number of words stored in memory.
Table 4. FIFO Flag Operation
NUMBER OF WORDS
IN FIFO†‡
SYNCHRONIZED
TO CLKB
SYNCHRONIZED
TO CLKA
IN FIFO†‡
OR
AE
AF
IR
0
L
L
H
H
1 to X
H
L
H
H
(X + 1) to [2048 – (Y + 1)]
H
H
H
H
(2048 – Y) to 2047
H
H
L
H
2048
H
H
L
L
† X is the almost-empty offset for AE. Y is the almost-full offset for AF.
‡ When a word is present in the FIFO output register, its previous memory
location is free.


Podobny numer części - SN74ALVC3651

ProducentNumer częściArkusz danychSzczegółowy opis
logo
Texas Instruments
SN74ALVC3651 TI-SN74ALVC3651 Datasheet
448Kb / 28P
[Old version datasheet]   SYNCHRONOUS FIRST-IN, FIRST-OUT MEMORIES
SN74ALVC3651 TI1-SN74ALVC3651 Datasheet
476Kb / 29P
[Old version datasheet]   SYNCHRONOUS FIRST-IN, FIRST-OUT MEMORIES
SN74ALVC3651-10PCB TI1-SN74ALVC3651-10PCB Datasheet
476Kb / 29P
[Old version datasheet]   SYNCHRONOUS FIRST-IN, FIRST-OUT MEMORIES
SN74ALVC3651-10PQ TI1-SN74ALVC3651-10PQ Datasheet
476Kb / 29P
[Old version datasheet]   SYNCHRONOUS FIRST-IN, FIRST-OUT MEMORIES
SN74ALVC3651-15PCB TI1-SN74ALVC3651-15PCB Datasheet
476Kb / 29P
[Old version datasheet]   SYNCHRONOUS FIRST-IN, FIRST-OUT MEMORIES
More results

Podobny opis - SN74ALVC3651

ProducentNumer częściArkusz danychSzczegółowy opis
logo
Texas Instruments
SN74ACT3651 TI-SN74ACT3651 Datasheet
376Kb / 26P
[Old version datasheet]   2048 횞 36 CLOCKED FIRST-IN, FIRST-OUT MEMORY
SN74ACT3651 TI1-SN74ACT3651_09 Datasheet
470Kb / 29P
[Old version datasheet]   2048 횞 36 CLOCKED FIRST-IN, FIRST-OUT MEMORY
SN74ACT7807 TI1-SN74ACT7807_15 Datasheet
282Kb / 19P
[Old version datasheet]   2048 횞 9CLOCKED FIRST-IN, FIRST-OUT MEMORY
SN74ACT7882 TI-SN74ACT7882 Datasheet
196Kb / 15P
[Old version datasheet]   2048 횞 18 CLOCKED FIRST-IN, FIRST-OUT MEMORY
SN74ACT7808 TI-SN74ACT7808_07 Datasheet
293Kb / 18P
[Old version datasheet]   2048 횞 9 STROBED FIRST-IN, FIRST-OUT MEMORY
SN74ACT7807 TI-SN74ACT7807 Datasheet
203Kb / 15P
[Old version datasheet]   2048 횞 9 CLOCKED FIRST-IN, FIRST-OUT MEMORY
SN74ACT7808 TI-SN74ACT7808 Datasheet
183Kb / 14P
[Old version datasheet]   2048 횞 9 STROBED FIRST-IN, FIRST-OUT MEMORY
SN74ACT3641 TI-SN74ACT3641 Datasheet
379Kb / 26P
[Old version datasheet]   1024 횞 36 CLOCKED FIRST-IN, FIRST-OUT MEMORY
SN54ACT3641 TI-SN54ACT3641 Datasheet
377Kb / 26P
[Old version datasheet]   1024 횞 36 CLOCKED FIRST-IN, FIRST-OUT MEMORY
SN74ACT3631 TI-SN74ACT3631 Datasheet
378Kb / 26P
[Old version datasheet]   512 횞 36 CLOCKED FIRST-IN, FIRST-OUT MEMORY
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26


Arkusz danych Pobierz

Go To PDF Page


Link URL




Polityka prywatności
ALLDATASHEET.PL
Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com