Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

ADCLK948BCPZ-REEL7 Arkusz danych(PDF) 9 Page - Analog Devices

Numer części ADCLK948BCPZ-REEL7
Szczegółowy opis  Two Selectable Inputs, 8 LVPECL Outputs, SiGe Clock Fanout Buffer
Download  12 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  AD [Analog Devices]
Strona internetowa  http://www.analog.com
Logo AD - Analog Devices

ADCLK948BCPZ-REEL7 Arkusz danych(HTML) 9 Page - Analog Devices

Back Button ADCLK948BCPZ-REEL7 Datasheet HTML 4Page - Analog Devices ADCLK948BCPZ-REEL7 Datasheet HTML 5Page - Analog Devices ADCLK948BCPZ-REEL7 Datasheet HTML 6Page - Analog Devices ADCLK948BCPZ-REEL7 Datasheet HTML 7Page - Analog Devices ADCLK948BCPZ-REEL7 Datasheet HTML 8Page - Analog Devices ADCLK948BCPZ-REEL7 Datasheet HTML 9Page - Analog Devices ADCLK948BCPZ-REEL7 Datasheet HTML 10Page - Analog Devices ADCLK948BCPZ-REEL7 Datasheet HTML 11Page - Analog Devices ADCLK948BCPZ-REEL7 Datasheet HTML 12Page - Analog Devices  
Zoom Inzoom in Zoom Outzoom out
 9 / 12 page
background image
ADCLK948
Rev. 0 | Page 9 of
12
FUNCTIONAL DESCRIPTION
CLOCK INPUTS
Thevenin-equivalent termination uses a resistor network to
provide 50 Ω termination to a dc voltage that is below VOL of
the LVPECL driver. In this case, VS_DRV on the ADCLK948
should equal VS of the receiving buffer. Although the resistor
combination shown (in Figure 15) results in a dc bias point of
VS_DRV − 2 V, the actual common-mode voltage is VS_DRV −
1.3 V because there is additional current flowing from the
ADCLK948 LVPECL driver through the pull-down resistor.
The ADCLK948 accepts a differential clock input from one of
two inputs and distributes the selected clock to all eight LVPECL
outputs. The maximum specified frequency is the point at which
the output voltage swing is 50% of the standard LVPECL swing
(see Figure 4). See the functional block diagram (Figure 1) and
the General Description section for more clock input details.
See Figure 19 through Figure 23 for various clock input
termination schemes.
LVPECL Y-termination is an elegant termination scheme that
uses the fewest components and offers both odd- and even-mode
impedance matching. Even-mode impedance matching is an
important consideration for closely coupled transmission lines
at high frequencies. Its main drawback is that it offers limited
flexibility for varying the drive strength of the emitter follower
LVPECL driver. This can be an important consideration when
driving long trace lengths but is usually not an issue.
Output jitter performance is degraded by an input slew rate
below 4 V/ns, as shown in Figure 12. The ADCLK948 is
specifically designed to minimize added random jitter over a
wide input slew rate range. Whenever possible, clamp excessively
large input signals with fast Schottky diodes because attenuators
reduce the slew rate. Input signal runs of more than a few
centimeters should be over low loss dielectrics or cables with
good high frequency characteristics.
CLOCK OUTPUTS
The specified performance necessitates using proper transmission
line terminations. The LVPECL outputs of the ADCLK948 are
designed to directly drive 800 mV into a 50 Ω cable or into
microstrip/stripline transmission lines terminated with 50 Ω
referenced to VCC − 2 V, as shown in Figure 14. The LVPECL
output stage is shown in Figure 13. The outputs are designed for
best transmission line matching. If high speed signals must be
routed more than a centimeter, either the microstrip or the
stripline technique is required to ensure proper transition times
and to prevent excessive output ringing and pulse width depen-
dent propagation delay dispersion.
VEE
VCC
Qx
Qx
Figure 13. Simplified Schematic Diagram of the LVPECL Output Stage
Figure 14 through Figure 17 depict various LVPECL output
termination schemes. When dc-coupled, VS of the receiving buffer
should match VS_DRV.
ADCLK948
VS_DRV
VS = VS_DRV
Z0 = 50Ω
LVPECL
50Ω
VCC – 2V
50Ω
Z0 = 50Ω
Figure 14. DC-Coupled, 3.3 V LVPECL
VS_DRV
50Ω
50Ω
SINGLE-ENDED
(NOT COUPLED)
VS_DRV
ADCLK948
VS
LVPECL
127Ω
127Ω
83Ω
83Ω
Figure 15. DC-Coupled, 3.3 V LVPECL Far-End Thevenin Termination
ADCLK948
VS_DRV
VS = VS_DRV
Z0 = 50Ω
LVPECL
50Ω
50Ω
50Ω
Z0 = 50Ω
Figure 16. DC-Coupled, 3.3 V LVPECL Y-Termination
A
VS_DRV
100Ω DIFFERENTIAL
(COUPLED)
TRANSMISSION LINE
VS
LVPECL
100Ω
0.1nF
0.1nF
DCLK948
200Ω
200Ω
Figure 17. AC-Coupled, LVPECL with Parallel Transmission Line


Podobny numer części - ADCLK948BCPZ-REEL7

ProducentNumer częściArkusz danychSzczegółowy opis
logo
Analog Devices
ADCLK948BCPZ-REEL7 AD-ADCLK948BCPZ-REEL7 Datasheet
387Kb / 12P
   Two Selectable Inputs, 8 LVPECL Outputs, SiGe Clock Fanout Buffer
More results

Podobny opis - ADCLK948BCPZ-REEL7

ProducentNumer częściArkusz danychSzczegółowy opis
logo
Analog Devices
ADCLK948 AD-ADCLK948_16 Datasheet
387Kb / 12P
   Two Selectable Inputs, 8 LVPECL Outputs, SiGe Clock Fanout Buffer
ADCLK950 AD-ADCLK950_16 Datasheet
389Kb / 12P
   Two Selectable Inputs, 10 LVPECL Outputs, SiGe Clock Fanout Buffer
ADCLK950 AD-ADCLK950 Datasheet
879Kb / 12P
   Two Selectable Inputs, 10 LVPECL Outputs, SiGe Clock Fanout Buffer
REV. 0
ADCLK954 AD-ADCLK954 Datasheet
350Kb / 12P
   Two Selectable Inputs, 12 LVPECL Outputs, SiGe Clock Fanout Buffer
REV. A
ADCLK954 AD-ADCLK954_16 Datasheet
386Kb / 12P
   Two Selectable Inputs, 12 LVPECL Outputs, SiGe Clock Fanout Buffer
ADCLK946 AD-ADCLK946_17 Datasheet
335Kb / 12P
   Six LVPECL Outputs, SiGe Clock Fanout Buffer
ADCLK946 AD-ADCLK946 Datasheet
476Kb / 12P
   Six LVPECL Outputs, SiGe Clock Fanout Buffer
REV. 0
logo
Integrated Device Techn...
ICS853S014I IDT-ICS853S014I Datasheet
248Kb / 20P
   Two selectable differential LVPECL clock inputs
logo
Analog Devices
ADCLK944 AD-ADCLK944 Datasheet
227Kb / 12P
   2.5 V/3.3 V, Four LVPECL Outputs, SiGe Clock Fanout Buffer
REV. 0
logo
Cypress Semiconductor
CY2DP1504 CYPRESS-CY2DP1504 Datasheet
301Kb / 14P
   1:4 LVPECL Fanout Buffer with Selectable Clock Input
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12


Arkusz danych Pobierz

Go To PDF Page


Link URL




Polityka prywatności
ALLDATASHEET.PL
Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com