Zakładka z wyszukiwarką danych komponentów
  Polish  ▼

Delete All


Preview PDF Download HTML

ATmega16-16PU Arkusz danych(PDF) 97 Page - ATMEL Corporation

Numer części ATmega16-16PU
Szczegółowy opis  8-bit Microcontroller with 16K Bytes In-Syustem Programmable Flash
Download  357 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  ATMEL [ATMEL Corporation]
Strona internetowa
Logo ATMEL - ATMEL Corporation

ATmega16-16PU Arkusz danych(HTML) 97 Page - ATMEL Corporation

Back Button ATmega16-16PU Datasheet HTML 93Page - ATMEL Corporation ATmega16-16PU Datasheet HTML 94Page - ATMEL Corporation ATmega16-16PU Datasheet HTML 95Page - ATMEL Corporation ATmega16-16PU Datasheet HTML 96Page - ATMEL Corporation ATmega16-16PU Datasheet HTML 97Page - ATMEL Corporation ATmega16-16PU Datasheet HTML 98Page - ATMEL Corporation ATmega16-16PU Datasheet HTML 99Page - ATMEL Corporation ATmega16-16PU Datasheet HTML 100Page - ATMEL Corporation ATmega16-16PU Datasheet HTML 101Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 97 / 357 page
background image
For more information on how to access the 16-bit registers refer to “Accessing 16-bit Registers”
on page 92.
Input Capture Pin
The main trigger source for the Input Capture unit is the Input Capture pin (ICP1).
Timer/Counter1 can alternatively use the Analog Comparator output as trigger source for the
Input Capture unit. The Analog Comparator is selected as trigger source by setting the Analog
Comparator Input Capture (ACIC) bit in the Analog Comparator Control and Status Register
(ACSR). Be aware that changing trigger source can trigger a capture. The Input Capture Flag
must therefore be cleared after the change.
Both the Input Capture pin (ICP1) and the Analog Comparator output (ACO) inputs are sampled
using the same technique as for the T1 pin (Figure 38 on page 87). The edge detector is also
identical. However, when the noise canceler is enabled, additional logic is inserted before the
edge detector, which increases the delay by four system clock cycles. Note that the input of the
noise canceler and edge detector is always enabled unless the Timer/Counter is set in a wave-
form generation mode that uses ICR1 to define TOP.
An Input Capture can be triggered by software by controlling the port of the ICP1 pin.
Noise Canceler
The noise canceler improves noise immunity by using a simple digital filtering scheme. The
noise canceler input is monitored over four samples, and all four must be equal for changing the
output that in turn is used by the edge detector.
The noise canceler is enabled by setting the Input Capture Noise Canceler (ICNC1) bit in
Timer/Counter Control Register B (TCCR1B). When enabled the noise canceler introduces addi-
tional four system clock cycles of delay from a change applied to the input, to the update of the
ICR1 Register. The noise canceler uses the system clock and is therefore not affected by the
Using the Input
Capture Unit
The main challenge when using the Input Capture unit is to assign enough processor capacity
for handling the incoming events. The time between two events is critical. If the processor has
not read the captured value in the ICR1 Register before the next event occurs, the ICR1 will be
overwritten with a new value. In this case the result of the capture will be incorrect.
When using the Input Capture Interrupt, the ICR1 Register should be read as early in the inter-
rupt handler routine as possible. Even though the Input Capture Interrupt has relatively high
priority, the maximum interrupt response time is dependent on the maximum number of clock
cycles it takes to handle any of the other interrupt requests.
Using the Input Capture unit in any mode of operation when the TOP value (resolution) is
actively changed during operation, is not recommended.
Measurement of an external signal’s duty cycle requires that the trigger edge is changed after
each capture. Changing the edge sensing must be done as early as possible after the ICR1
Register has been read. After a change of the edge, the Input Capture Flag (ICF1) must be
cleared by software (writing a logical one to the I/O bit location). For measuring frequency only,
the clearing of the ICF1 Flag is not required (if an interrupt handler is used).

Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  53  54  55  56  57  58  59  60  61  62  63  64  65  66  67  68  69  70  71  72  73  74  75  76  77  78  79  80  81  82  83  84  85  86  87  88  89  90  91  92  93  94  95  96  97  98  99  100   ...More

Arkusz danych Pobierz

Go To PDF Page

Link URL

Polityka prywatności
Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Linki   |   Lista producentów
All Rights Reserved©

Mirror Sites
English :  |   English :  |   Chinese :  |   German :  |   Japanese :
Russian :  |   Korean :  |   Spanish :  |   French :  |   Italian :
Portuguese :  |   Polish :  |   Vietnamese :