Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

74HC73DB Arkusz danych(PDF) 4 Page - NXP Semiconductors

Numer części 74HC73DB
Szczegółowy opis  Dual JK flip-flop with reset; negative-edge trigger
Download  16 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  NXP [NXP Semiconductors]
Strona internetowa  http://www.nxp.com
Logo NXP - NXP Semiconductors

74HC73DB Arkusz danych(HTML) 4 Page - NXP Semiconductors

  74HC73DB Datasheet HTML 1Page - NXP Semiconductors 74HC73DB Datasheet HTML 2Page - NXP Semiconductors 74HC73DB Datasheet HTML 3Page - NXP Semiconductors 74HC73DB Datasheet HTML 4Page - NXP Semiconductors 74HC73DB Datasheet HTML 5Page - NXP Semiconductors 74HC73DB Datasheet HTML 6Page - NXP Semiconductors 74HC73DB Datasheet HTML 7Page - NXP Semiconductors 74HC73DB Datasheet HTML 8Page - NXP Semiconductors 74HC73DB Datasheet HTML 9Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 16 page
background image
74HC73_4
© NXP B.V. 2008. All rights reserved.
Product data sheet
Rev. 04 — 19 March 2008
4 of 16
NXP Semiconductors
74HC73
Dual JK flip-flop with reset; negative-edge trigger
6.
Functional description
[1]
H = HIGH voltage level;
h = HIGH voltage level one set-up time prior to the HIGH-to-LOW clock transition;
L = LOW voltage level;
I = LOW voltage level one set-up time prior to the HIGH-to-LOW clock transition;
q = state of referenced output one set-up time prior to the HIGH-to-LOW clock transition;
X = don’t care;
↓ = HIGH-to-LOW clock transition.
7.
Limiting values
[1]
The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
[2]
Ptot derates linearly with 12 mW/K above 70 °C.
[3]
Ptot derates linearly with 8 mW/K above 70 °C.
[4]
Ptot derates linearly with 5.5 mW/K above 60 °C.
Table 3.
Function table[1]
Input
Output
Operating mode
nR
nCP
nJ
nK
nQ
nQ
L
X
X
X
L
H
asynchronous reset
H
hh
q
q
toggle
H
l
h
L
H
load 0 (reset)
H
h
l
H
L
load 1 (set)
H
llq
q
hold (no change)
Table 4.
Limiting values
In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).
Symbol
Parameter
Conditions
Min
Max
Unit
VCC
supply voltage
−0.5
+7.0
V
IIK
input clamping current
VI < −0.5 V or VI >VCC + 0.5 V
[1] -
±20
mA
IOK
output clamping current
VO < −0.5 V or VO >VCC + 0.5 V
[1] -
±20
mA
IO
output current
VO = −0.5 V to VCC + 0.5 V
-
±25
mA
ICC
supply current
-
50
mA
IGND
ground current
−50
-
mA
Tstg
storage temperature
−65
+150
°C
Ptot
total power dissipation
Tamb = −40 °C to +125 °C
DIP14 package
[2] -
750
mW
SO14 package
[3] -
500
mW
(T)SSOP14 package
[4] -
500
mW


Podobny numer części - 74HC73DB

ProducentNumer częściArkusz danychSzczegółowy opis
logo
NXP Semiconductors
74HC73DB PHILIPS-74HC73DB Datasheet
52Kb / 7P
   Dual JK flip-flop with reset; negative-edge trigger
Rev. 03-12 November 2004
More results

Podobny opis - 74HC73DB

ProducentNumer częściArkusz danychSzczegółowy opis
logo
Nexperia B.V. All right...
74HCT107-Q100 NEXPERIA-74HCT107-Q100 Datasheet
259Kb / 15P
   Dual JK flip-flop with reset; negative-edge trigger
Rev. 3 - 7 July 2021
logo
NXP Semiconductors
74HC73 PHILIPS-74HC73 Datasheet
52Kb / 7P
   Dual JK flip-flop with reset; negative-edge trigger
Rev. 03-12 November 2004
74LV107 PHILIPS-74LV107 Datasheet
121Kb / 12P
   Dual JK flip-flop with reset; negative-edge trigger
1998 Apr 20
logo
Nexperia B.V. All right...
74HC73-Q100 NEXPERIA-74HC73-Q100 Datasheet
221Kb / 12P
   Dual JK flip-flop with reset; negative-edge trigger
Rev. 1 - 4 December 2020
74HC73 NEXPERIA-74HC73 Datasheet
245Kb / 13P
   Dual JK flip-flop with reset; negative-edge trigger
Rev. 7 - 13 September 2021
74HCT107 NEXPERIA-74HCT107 Datasheet
259Kb / 15P
   Dual JK flip-flop with reset; negative-edge trigger
Rev. 6 - 7 July 2021
logo
NXP Semiconductors
74HC107 PHILIPS-74HC107 Datasheet
53Kb / 7P
   Dual JK flip-flop with reset; negative-edge trigger
December 1990
logo
Nexperia B.V. All right...
74HC107-Q100 NEXPERIA-74HC107-Q100 Datasheet
747Kb / 17P
   Dual JK flip-flop with reset; negative-edge trigger
74HCT112 NEXPERIA-74HCT112 Datasheet
267Kb / 16P
   Dual JK flip-flop with set and reset; negative-edge trigger
Rev. 4 - 11 January 2021
logo
NXP Semiconductors
74HC112 PHILIPS-74HC112 Datasheet
106Kb / 15P
   Dual JK flip-flop with set and reset; negative-edge trigger
1998 Jun 10
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16


Arkusz danych Pobierz

Go To PDF Page


Link URL




Polityka prywatności
ALLDATASHEET.PL
Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com