Zakładka z wyszukiwarką danych komponentów |
|
CS4201 Arkusz danych(PDF) 27 Page - Cirrus Logic |
|
CS4201 Arkusz danych(HTML) 27 Page - Cirrus Logic |
27 / 66 page CS4202 DS549PP2 27 4.9 Record Gain Register (Index 1Ch) Mute Record Gain Mute. Setting this bit mutes the input to the L/R ADCs. GL[3:0] Left ADC Gain. The GL[3:0] bits control the input gain on the left channel of the analog source, applied after the input mux and before the ADCs. Each step corresponds to 1.5 dB gain adjustment, with 0000 = 0 dB. The total range is 0 dB to +22.5 dB gain. See Table 7 for further details. GR[3:0] Right ADC Gain. The GR[3:0] bits control the input gain on the right channel of the analog source, applied after the input mux and before the ADCs. Each step corresponds to 1.5 dB gain adjustment, with 0000 = 0 dB. The total range is 0 dB to +22.5 dB gain. See Table 7 for further details. Default 8000h. This value corresponds to 0 dB gain and Mute ‘set’. D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 Mute 000 GL3 GL2 GL1 GL0 0000 GR3 GR2 GR1 GR0 Gx3 - Gx0 Gain Level 1111 +22.5 dB …… 0001 +1.5 dB 0000 0 dB Table 7. Record Gain Values |
Podobny numer części - CS4201 |
|
Podobny opis - CS4201 |
|
|
Link URL |
Polityka prywatności |
ALLDATASHEET.PL |
Czy Alldatasheet okazała się pomocna? [ DONATE ] |
O Alldatasheet | Reklama | Kontakt | Polityka prywatności | Linki | Lista producentów All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |