Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

TL16C550DPFB Arkusz danych(PDF) 9 Page - Texas Instruments

Click here to check the latest version.
Numer części TL16C550DPFB
Szczegółowy opis  ASYNCHRONOUS COMMUNICATIONS ELEMENT WITH AUTOFLOW CONTROL
Download  54 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  TI [Texas Instruments]
Strona internetowa  http://www.ti.com
Logo TI - Texas Instruments

TL16C550DPFB Arkusz danych(HTML) 9 Page - Texas Instruments

Back Button TL16C550DPFB Datasheet HTML 5Page - Texas Instruments TL16C550DPFB Datasheet HTML 6Page - Texas Instruments TL16C550DPFB Datasheet HTML 7Page - Texas Instruments TL16C550DPFB Datasheet HTML 8Page - Texas Instruments TL16C550DPFB Datasheet HTML 9Page - Texas Instruments TL16C550DPFB Datasheet HTML 10Page - Texas Instruments TL16C550DPFB Datasheet HTML 11Page - Texas Instruments TL16C550DPFB Datasheet HTML 12Page - Texas Instruments TL16C550DPFB Datasheet HTML 13Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 54 page
background image
TL16C550D
,, TL16C550DI
www.ti.com .................................................................................................................................................. SLLS597E – APRIL 2004 – REVISED DECEMBER 2008
TERMINAL FUNCTIONS (FOR PT/PFB PACKAGES) (continued)
TERMINAL
I/O
DESCRIPTION
NAME
NO.
Ring indicator. RI is a modem status signal. Its condition can be checked by reading bit 6
(RI) of the modem status register. Bit 2 (TERI) of the modem status register indicates that RI
RI
41
I
has transitioned from a low to a high level since the last read from the modem status
register. If the modem status interrupt is enabled when this transition occurs, an interrupt is
generated.
Request to send. When active, RTS informs the modem or data set that the ACE is ready to
receive data. RTS is set to the active level by setting the RTS modem control register bit and
RTS
32
O
is set to the inactive (high) level either as a result of a master reset or during loop mode
operations or by clearing bit 1 (RTS) of the MCR. In the auto-RTS mode, RTS is set to the
inactive level by the receiver threshold control logic.
Receiver ready. Receiver direct memory access (DMA) signaling is available with RXRDY.
When operating in the FIFO mode, one of two types of DMA signaling can be selected using
the FIFO control register bit 3 (FCR3). When operating in the TL16C450 mode, only DMA
mode 0 is allowed. Mode 0 supports single-transfer DMA in which a transfer is made
between CPU bus cycles. Mode 1 supports multitransfer DMA in which multiple transfers are
made continuously until the receiver FIFO has been emptied. In DMA mode 0 (FCR0 = 0 or
RXRDY
29
O
FCR0 = 1, FCR3 = 0), when there is at least one character in the receiver FIFO or receiver
holding register, RXRDY is active (low). When RXRDY has been active but there are no
characters in the FIFO or holding register, RXRDY goes inactive (high). In DMA mode 1
(FCR0 = 1, FCR3 = 1), when the trigger level or the time-out has been reached, RXRDY
goes active (low); when it has been active but there are no more characters in the FIFO or
holding register, it goes inactive (high).
SIN
7
I
Serial data input. SIN is serial data input from a connected communications device.
Serial data output. SOUT is composite serial data output to a connected communication
SOUT
8
O
device. SOUT is set to the marking (high) level as a result of master reset.
Transmitter ready. Transmitter DMA signaling is available with TXRDY. When operating in
the FIFO mode, one of two types of DMA signaling can be selected using FCR3. When
operating in the TL16C450 mode, only DMA mode 0 is allowed. Mode 0 supports
TXRDY
23
O
single-transfer DMA in which a transfer is made between CPU bus cycles. Mode 1 supports
multitransfer DMA in which multiple transfers are made continuously until the transmit FIFO
has been filled.
VCC
42
2.25-V to 5.5-V power supply voltage
VSS
18
Supply common
Write inputs. When either WR1 or WR2 is active (low or high, respectively) and while the
WR1
16
ACE is selected, the CPU is allowed to write control words or data into a selected ACE
I
WR2
17
register. Only one of these inputs is required to transfer data during a write operation; the
other input must be tied to its inactive level (i.e., WR2 tied low or WR1 tied high).
XIN
14
External clock. XIN and XOUT connect the ACE to the main timing reference (clock or
I/O
XOUT
15
crystal).
Copyright © 2004–2008, Texas Instruments Incorporated
Submit Documentation Feedback
9
Product Folder Link(s): TL16C550D TL16C550DI


Podobny numer części - TL16C550DPFB

ProducentNumer częściArkusz danychSzczegółowy opis
logo
Texas Instruments
TL16C550DPFB TI-TL16C550DPFB Datasheet
826Kb / 50P
[Old version datasheet]   ASYNCHRONOUS COMMUNICATIONS ELEMENT WITH AUTOFLOW CONTROL
TL16C550DPFBR TI-TL16C550DPFBR Datasheet
826Kb / 50P
[Old version datasheet]   ASYNCHRONOUS COMMUNICATIONS ELEMENT WITH AUTOFLOW CONTROL
More results

Podobny opis - TL16C550DPFB

ProducentNumer częściArkusz danychSzczegółowy opis
logo
Texas Instruments
TL16C550C TI-TL16C550C Datasheet
554Kb / 39P
[Old version datasheet]   ASYNCHRONOUS COMMUNICATIONS ELEMENT WITH AUTOFLOW CONTROL
TL16C550D TI-TL16C550D Datasheet
826Kb / 50P
[Old version datasheet]   ASYNCHRONOUS COMMUNICATIONS ELEMENT WITH AUTOFLOW CONTROL
TL16C550C TI1-TL16C550C_12 Datasheet
1,020Kb / 43P
[Old version datasheet]   ASYNCHRONOUS COMMUNICATIONS ELEMENT WITH AUTOFLOW CONTROL
TL16C750 TI-TL16C750 Datasheet
511Kb / 35P
[Old version datasheet]   ASYNCHRONOUS COMMUNICATIONS ELEMENT WITH 64-BYTE FIFOs AND AUTOFLOW CONTROL
TL16PNP550A TI1-TL16PNP550A_08 Datasheet
558Kb / 40P
[Old version datasheet]   ASYNCHRONOUS COMMUNICATIONS ELEMENT WITH PLUG-AND-PLAY (PnP) AND AUTOFLOW CONTROL
TL16PNP550A TI-TL16PNP550A Datasheet
553Kb / 40P
[Old version datasheet]   ASYNCHRONOUS COMMUNICATIONS ELEMENT WITH PLUG-AND-PLAY (PnP) AND AUTOFLOW CONTROL
TL16C450 TI-TL16C450 Datasheet
350Kb / 25P
[Old version datasheet]   ASYNCHRONOUS COMMUNICATIONS ELEMENT
TL16C554 TI-TL16C554 Datasheet
478Kb / 33P
[Old version datasheet]   ASYNCHRONOUS COMMUNICATIONS ELEMENT
TL16C554A TI-TL16C554A Datasheet
605Kb / 10P
[Old version datasheet]   ASYNCHRONOUS-COMMUNICATIONS ELEMENT
TL16C550A TI-TL16C550A Datasheet
434Kb / 31P
[Old version datasheet]   ASYNCHRONOUS COMMUNICATIONS ELEMENT
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54


Arkusz danych Pobierz

Go To PDF Page


Link URL




Polityka prywatności
ALLDATASHEET.PL
Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com