Zakładka z wyszukiwarką danych komponentów |
|
BD3460FS Arkusz danych(PDF) 10 Page - Rohm |
|
BD3460FS Arkusz danych(HTML) 10 Page - Rohm |
10 / 29 page Technical Note 10/28 BD3460FS,BD3461FS,BD3464FV,BD3465FV www.rohm.com 2011.04 - Rev.B © 2010 ROHM Co., Ltd. All rights reserved. tBUF :4us tHD;STA :2us tHD;DAT :1us tLOW :3us tHIGH :1us tSU;DAT :1us tSU;STO :2us SCL clock frequency:250kHz SCL SDA ● Timing Chart CONTROL SIGNAL SPECIFICATION (1) Electrical specifications and timing for bus lines and I/O stages Fig.21 Definition of timing on the I 2C-bus Table 1 Characteristics of the SDA and SCL bus lines for I 2C-bus devices (Unless specified particularly, Ta=25℃, VCC=8.5V) Parameter Symbol Fast-mode I 2C-bus Unit Min Max 1 SCL clock frequency fSCL 0 400 kHz 2 Bus free time between a STOP and START condition tBUF 1.3 - μS 3 Hold time (repeated) START condition. After this period, the first clock pulse is generated tHD;STA 0.6 - μS 4 LOW period of the SCL clock tLOW 1.3 - μS 5 HIGH period of the SCL clock tHIGH 0.6 - μS 6 Set-up time for a repeated START condition tSU;STA 0.6 - μS 7 Data hold time tHD;DAT 0* - μS 8 Data set-up time tSU; DAT 100 - ns 9 Set-up time for STOP condition tSU;STO 0.6 - μS All values referred to VIH min. and VIL max. Levels (see Table 2). * A device must internally provide a hold time of at least 300 ns for the SDA signal (referred to the VIH min. of the SCL signal) in order to bridge the undefined region of the falling edge of SCL. About 7(tHD;DAT), 8(tSU;DAT), make it the setup which a margin is fully in . Table 2 Characteristics of the SDA and SCL I/O stages for I 2C-bus devices Parameter Symbol Fast-mode I 2C-bus Unit Min Max 10 LOW level input voltage VIL -0.5 1 V 11 HIGH level input voltage VIH 2.3 - V 12 Pulse width of spikes which must be suppressed by the input filter. Tsp 0 50 ns 13 LOW level output voltage (open drain or open collector): at 3mA sink current VOL1 0 0.4 V 14 Input current each I/O pin with an input voltage between 0.4V and 0.9 VDDmax. Ii -10 10 μA SDA S SCL tLOW tR tHD;DAT P tHD;STA tHIGH tBUF tF tSU;DAT tSU;STA tSU;STO tSP tHD;STA Sr P Fig.22 A command timing example in the I 2C data transmission |
Podobny numer części - BD3460FS |
|
Podobny opis - BD3460FS |
|
|
Link URL |
Polityka prywatności |
ALLDATASHEET.PL |
Czy Alldatasheet okazała się pomocna? [ DONATE ] |
O Alldatasheet | Reklama | Kontakt | Polityka prywatności | Linki | Lista producentów All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |