Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

CAT24M01_1110 Arkusz danych(PDF) 4 Page - ON Semiconductor

Numer części CAT24M01_1110
Szczegółowy opis  1 Mb I2C CMOS Serial EEPROM
Download  14 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  ONSEMI [ON Semiconductor]
Strona internetowa  http://www.onsemi.com
Logo ONSEMI - ON Semiconductor

CAT24M01_1110 Arkusz danych(HTML) 4 Page - ON Semiconductor

  CAT24M01_1110 Datasheet HTML 1Page - ON Semiconductor CAT24M01_1110 Datasheet HTML 2Page - ON Semiconductor CAT24M01_1110 Datasheet HTML 3Page - ON Semiconductor CAT24M01_1110 Datasheet HTML 4Page - ON Semiconductor CAT24M01_1110 Datasheet HTML 5Page - ON Semiconductor CAT24M01_1110 Datasheet HTML 6Page - ON Semiconductor CAT24M01_1110 Datasheet HTML 7Page - ON Semiconductor CAT24M01_1110 Datasheet HTML 8Page - ON Semiconductor CAT24M01_1110 Datasheet HTML 9Page - ON Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 14 page
background image
CAT24M01
http://onsemi.com
4
Power-On Reset (POR)
The CAT24M01 incorporates Power−On Reset (POR)
circuitry which protects the internal logic against powering
up in the wrong state.
The device will power up into Standby mode after VCC
exceeds the POR trigger level and will power down into
Reset mode when VCC drops below the POR trigger level.
This bi−directional POR behavior protects the device
against brown−out failure, following a temporary loss of
power.
Pin Description
SCL: The Serial Clock input pin accepts the Serial Clock
signal generated by the Master.
SDA: The Serial Data I/O pin receives input data and
transmits data stored in EEPROM. In transmit mode, this pin
is open drain. Data is acquired on the positive edge, and is
delivered on the negative edge of SCL.
A1 and A2: The Address pins accept the device address.
These pins have on−chip pull−down resistors.
WP: The Write Protect input pin inhibits all write
operations, when pulled HIGH. This pin has an on−chip
pull−down resistor.
Functional Description
The CAT24M01 supports the Inter−Integrated Circuit
(I2C) Bus data transmission protocol, which defines a device
that sends data to the bus as a transmitter and a device
receiving data as a receiver. Data flow is controlled by a
Master device, which generates the serial clock and all
START and STOP conditions. The CAT24M01 acts as a
Slave device. Master and Slave alternate as either
transmitter or receiver. Up to 4 devices may be connected to
the bus as determined by the device address inputs A1 and
A2.
I2C Bus Protocol
The I2C bus consists of two ‘wires’, SCL and SDA. The
two wires are connected to the VCC supply via pull−up
resistors. Master and Slave devices connect to the 2−wire
bus via their respective SCL and SDA pins. The transmitting
device pulls down the SDA line to ‘transmit’ a ‘0’ and
releases it to ‘transmit’ a ‘1’.
Data transfer may be initiated only when the bus is not
busy (see A.C. Characteristics).
During data transfer, the SDA line must remain stable
while the SCL line is HIGH. An SDA transition while SCL
is HIGH will be interpreted as a START or STOP condition
(Figure 2).
START
The START condition precedes all commands. It consists
of a HIGH to LOW transition on SDA while SCL is HIGH.
The START acts as a ‘wake−up’ call to all receivers. Absent
a START, a Slave will not respond to commands.
STOP
The STOP condition completes all commands. It consists
of a LOW to HIGH transition on SDA while SCL is HIGH.
The STOP starts the internal Write cycle (when following a
Write command) or sends the Slave into standby mode
(when following a Read command).
Device Addressing
The Master initiates data transfer by creating a START
condition on the bus. The Master then broadcasts an 8−bit
serial Slave address. The first 4 bits of the Slave address are
set to 1010, for normal Read/Write operations (Figure 3).
The next 2 bits, A2, A1, select one of 4 possible memory
devices connected on a single I2C bus. The A2 and A1 bits
must match the state of the external address pins. The
seventh bit, a16 is the most significant internal address bit.
The last bit, R/W, specifies whether a Read (1) or Write (0)
operation is to be performed. To select an internal memory
location (data byte) a 17−bit address word is required:
a16 bit from the Slave address byte followed by two address
bytes.
Acknowledge
After processing the Slave address, the Slave responds
with an acknowledge (ACK) by pulling down the SDA line
during the 9th clock cycle (Figure 4). The Slave will also
acknowledge the byte address and every data byte presented
in Write mode. In Read mode the Slave shifts out a data byte,
and then releases the SDA line during the 9th clock cycle. If
the Master acknowledges the data, then the Slave continues
transmitting. The Master terminates the session by not
acknowledging the last data byte (NoACK) and by sending
a STOP to the Slave. Bus timing is illustrated in Figure 5.


Podobny numer części - CAT24M01_1110

ProducentNumer częściArkusz danychSzczegółowy opis
logo
ON Semiconductor
CAT24M01 ONSEMI-CAT24M01_18 Datasheet
384Kb / 18P
   EEPROM Serial 1-Mb I2C
May, 2018 ??Rev. 4
More results

Podobny opis - CAT24M01_1110

ProducentNumer częściArkusz danychSzczegółowy opis
logo
ON Semiconductor
CAT24M01HU5I-GT3 ONSEMI-CAT24M01HU5I-GT3 Datasheet
179Kb / 14P
   1 Mb I2C CMOS Serial EEPROM
October, 2012 ??Rev. 3
CAV24M01 ONSEMI-CAV24M01_18 Datasheet
269Kb / 14P
   EEPROM Serial 1-Mb I2C
May, 2018 ??Rev. 2
CAT24M01 ONSEMI-CAT24M01_18 Datasheet
384Kb / 18P
   EEPROM Serial 1-Mb I2C
May, 2018 ??Rev. 4
CAV25M01 ONSEMI-CAV25M01 Datasheet
175Kb / 13P
   1 Mb SPI Serial CMOS EEPROM
June, 2013 ??Rev. 1
CAT25M01 ONSEMI-CAT25M01_16 Datasheet
117Kb / 14P
   1 Mb SPI Serial CMOS EEPROM
October, 2016 ??Rev. 2
NV25M01 ONSEMI-NV25M01 Datasheet
109Kb / 13P
   1 Mb SPI Serial CMOS EEPROM
September, 2016 ??Rev. P1
CAV25M01 ONSEMI-CAV25M01_15 Datasheet
124Kb / 14P
   1 Mb SPI Serial CMOS EEPROM
December, 2015 ??Rev. 3
CAT25M01 ONSEMI-CAT25M01 Datasheet
180Kb / 14P
   1 Mb SPI Serial CMOS EEPROM
October, 2012 ??Rev. 0
CAT25M01YI-GT3 ONSEMI-CAT25M01YI-GT3 Datasheet
180Kb / 14P
   1 Mb SPI Serial CMOS EEPROM
October, 2012 ??Rev. 0
CAT24M01 ONSEMI-CAT24M01 Datasheet
178Kb / 14P
   1 Mb I2C CMOS Serial EEPROM 256?묪yte Page Write Buffer
May, 2011 ??Rev. 1
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14


Arkusz danych Pobierz

Go To PDF Page


Link URL




Polityka prywatności
ALLDATASHEET.PL
Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com