Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

CDCM9102RHBT Arkusz danych(PDF) 11 Page - Texas Instruments

Click here to check the latest version.
Numer części CDCM9102RHBT
Szczegółowy opis  Low-Noise Two-Channel 100-MHz Clock Generator
Download  22 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  TI [Texas Instruments]
Strona internetowa  http://www.ti.com
Logo TI - Texas Instruments

CDCM9102RHBT Arkusz danych(HTML) 11 Page - Texas Instruments

Back Button CDCM9102RHBT Datasheet HTML 7Page - Texas Instruments CDCM9102RHBT Datasheet HTML 8Page - Texas Instruments CDCM9102RHBT Datasheet HTML 9Page - Texas Instruments CDCM9102RHBT Datasheet HTML 10Page - Texas Instruments CDCM9102RHBT Datasheet HTML 11Page - Texas Instruments CDCM9102RHBT Datasheet HTML 12Page - Texas Instruments CDCM9102RHBT Datasheet HTML 13Page - Texas Instruments CDCM9102RHBT Datasheet HTML 14Page - Texas Instruments CDCM9102RHBT Datasheet HTML 15Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 22 page
background image
REF
REF
1
t
=
= 0.04 s
f
CDCM9102
www.ti.com
SCAS922
– FEBRUARY 2012
C0 = 7 pF (shunt capacitance)
CS = 10 fF (motional capacitance)
CLr = 12 pF (load capacitance)
Substituting these parameters into Equation 1 yields a maximum value of CLa = 17 pF in order to achieve the
desired
Δf (±50 ppm). Recall that CLa = CIN + CL + CSTRAY + CPARASITIC = 8 pF + (CL + CSTRAY + CPARASITIC)
(1) .
Ideally, the load presented to this crystal should be 12 pF; therefore the sum of (CL + CSTRAY + CPARASITIC) must
be less than 9 pF. Stray and parasitic capacitance must be controlled. This is because the Colpitts oscillator is
particularly sensitive to capacitance in parallel with the crystal; therefore, good layout practice is essential. It is
recommended that the designer extract the stray and parasitic capacitance from the printed circuit board design
tool and adjust CL accordingly to achieve CLr = CLa. In common scenarios, the external load capacitor is often
unnecessary; however, it is recommended that pads be implemented to accommodate an external load capacitor
so that the ppm error can be minimized.
STARTUP TIME ESTIMATION
The CDCM9102 contains a low-noise clock generator that calibrates to an optimal operating point at device
power up. In order to ensure proper device operation, the oscillator must be stable prior to the low-noise clock
generator calibration procedure. Quartz-based oscillators can take up to 2 ms to stabilize; therefore it is
recommended that the application ensure that the RESET pin is de-asserted at least 5 ms after the power supply
has finished ramping. This can be accomplished by controlling the RESET pin directly, or by applying a 47-nF
capacitor to ground on the RESET pin (this provides a delay because the RESET pin includes a 150-k
Ω pullup
resistor.
The CDCM9102 startup time can be estimated based on parameters defined in Table 5 and graphically shown in
Figure 12.
Table 5. CDCM9102 Startup Time Dependencies
Parameter
Definition
Description
Formula / Method of Determination
The reciprocal of the applied reference
tREF
Reference clock period
frequency in seconds
Power-supply rise time to low limit of
tpul
Power-up time (low limit)
Time required for power supply to ramp to 2.27 V
power-on-reset trip point
Power supply rise time to high limit of
tpuh
Power-up time (high limit)
Time required for power supply to ramp to 2.64 V
power-on-reset trip point
After POR releases, the Colpitts oscillator is
enabled. This start-up time is required for the
500
μs best case and 800 μs worst case (for a crystal
trsu
Reference start-up time
oscillator to generate the requisite signal
input)
levels for the delay block to be clocked by the
reference input.
Internal delay time generated from the
tdelay
Delay time
reference clock. This delay provides time for
tdelay = 16,384 × tREF = 655 µs
the reference oscillator to stabilize.
VCO calibration time generated from the
reference clock. This process selects the
tVCO_CAL
VCO calibration time
tVCO_CAL = 550 × tREF = 22 µs
operating point for the VCO based on the PLL
settings.
Time requried for PLL to lock within
±10 ppm
tPLL_LOCK
PLL lock time
The PLL settles in 12.5
μs
of fREF
(1)
CIN = 8 pF (typical), 10 pF (maximum). See the Crystal Oscillator Input Port Characteristics (XIN) table.
Copyright
© 2012, Texas Instruments Incorporated
Submit Documentation Feedback
11
Product Folder Link(s): CDCM9102


Podobny numer części - CDCM9102RHBT

ProducentNumer częściArkusz danychSzczegółowy opis
logo
Texas Instruments
CDCM9102RHBT TI1-CDCM9102RHBT Datasheet
620Kb / 20P
[Old version datasheet]   Low-Noise Two-Channel 100-MHz Clock Generator
More results

Podobny opis - CDCM9102RHBT

ProducentNumer częściArkusz danychSzczegółowy opis
logo
Texas Instruments
CDCM9102_1209 TI1-CDCM9102_1209 Datasheet
620Kb / 20P
[Old version datasheet]   Low-Noise Two-Channel 100-MHz Clock Generator
logo
Cypress Semiconductor
CY2XL11ZXC CYPRESS-CY2XL11ZXC Datasheet
331Kb / 7P
   100 MHz LVDS Clock Generator
CY2XL11 CYPRESS-CY2XL11 Datasheet
330Kb / 7P
   100 MHz LVDS Clock Generator
logo
ON Semiconductor
NB3RL02 ONSEMI-NB3RL02 Datasheet
99Kb / 8P
   Low Phase-Noise Two-Channel Clock Fanout Buffer
September, 2015 ??Rev. 3
logo
Cypress Semiconductor
CY2XL11 CYPRESS-CY2XL11_11 Datasheet
287Kb / 9P
   100 MHz LVDS Clock Generator Output frequency: 100 MHz
logo
Asahi Kasei Microsystem...
AK8146C AKM-AK8146C Datasheet
295Kb / 6P
   Two Outputs Clock Generator
logo
Microchip Technology
DSC612PL2A-0130 MICROCHIP-DSC612PL2A-0130 Datasheet
1Mb / 5P
   Two-Output Low Power MEMS Clock Generator
November 21, 2018 Revision 1.0
DSC612PL2A-0132 MICROCHIP-DSC612PL2A-0132 Datasheet
1Mb / 5P
   Two-Output Low Power MEMS Clock Generator
November 21, 2018 Revision 1.0
DSC612RI3A-010G MICROCHIP-DSC612RI3A-010G Datasheet
1Mb / 5P
   Two-Output Low Power MEMS Clock Generator
November 29, 2018 Revision 1.0
DSC612NI3A-010T MICROCHIP-DSC612NI3A-010T Datasheet
1Mb / 5P
   Two-Output Low Power MEMS Clock Generator
November 29, 2018 Revision 1.0
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22


Arkusz danych Pobierz

Go To PDF Page


Link URL




Polityka prywatności
ALLDATASHEET.PL
Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com