Zakładka z wyszukiwarką danych komponentów |
|
AD9250BCPZRL7-170 Arkusz danych(PDF) 8 Page - Analog Devices |
|
AD9250BCPZRL7-170 Arkusz danych(HTML) 8 Page - Analog Devices |
8 / 44 page AD9250 Data Sheet Rev. 0 | Page 8 of 44 SWITCHING SPECIFICATIONS Table 4. AD9250-170 AD9250-250 Parameter Symbol Temperature Min Typ Max Min Typ Max Unit CLOCK INPUT PARAMETERS Conversion Rate1 f S Full 40 170 40 250 MSPS SYSREF± Setup Time to Rising Edge CLK±2 t SYSR_S Full 0.75 0.75 ns SYSREF± Hold Time from Rising Edge CLK±2 t SYSR_H Full 0 0 ns CLK± Pulse Width High t CH Divide-by-1 Mode, DCS Enabled Full 2.61 2.9 3.19 1.8 2.0 2.2 ns Divide-by-1 Mode, DCS Disabled Full 2.76 2.9 3.05 1.9 2.0 2.1 ns Divide-by-2 Mode Through Divide-by-8 Mode Full 0.8 0.8 ns Aperture Delay t A Full 1.0 1.0 ns Aperture Uncertainty (Jitter) t J Full 0.16 0.16 ps rms DATA OUTPUT PARAMETERS Data Output Period or Unit Interval (UI) Full L/(20 × M × f S) L/(20 × M × f S) Seconds Data Output Duty Cycle 25°C 50 50 % Data Valid Time 25°C 0.84 0.78 UI PLL Lock Time (t LOCK) 25°C 25 25 µs Wake-Up Time Standby 25°C 10 10 µs ADC (Power-Down)3 25°C 250 250 µs Output (Power-Down)4 25°C 50 50 µs SYNCINB± Falling Edge to First K.28 Characters Full 4 4 Multiframes CGS Phase K.28 Characters Duration Full 1 1 Multiframe Pipeline Delay JESD204B M1, L1 Mode (Latency) Full 36 36 Cycles5 JESD204B M1, L2 Mode (Latency) Full 59 59 Cycles JESD204B M2, L1 Mode (Latency) Full 25 25 Cycles JESD204B M2, L2 Mode (Latency) Full 36 36 Cycles Fast Detect (Latency) Full 7 7 Cycles Data Rate per Lane Full 3.4 5.0 5.0 Gbps Uncorrelated Bounded High Probability (UBHP) Jitter Full 6 8 ps Random Jitter At 3.4 Gbps Full 2.3 ps rms At 5.0 Gbps Full 1.7 ps rms Output Rise/Fall Time Full 60 60 ps Differential Termination Resistance 25°C 100 100 Ω Out-of-Range Recovery Time Full 3 3 Cycles 1 Conversion rate is the clock rate after the divider. 2 Refer to Figure 3 for timing diagram. 3 Wake-up time ADC is defined as the time required for the ADC to return to normal operation from power-down mode. 4 Wake-up time output is defined as the time required for JESD204B output to return to normal operation from power-down mode. 5 Cycles refers to ADC conversion rate cycles. |
Podobny numer części - AD9250BCPZRL7-170 |
|
Podobny opis - AD9250BCPZRL7-170 |
|
|
Link URL |
Polityka prywatności |
ALLDATASHEET.PL |
Czy Alldatasheet okazała się pomocna? [ DONATE ] |
O Alldatasheet | Reklama | Kontakt | Polityka prywatności | Linki | Lista producentów All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |