Zakładka z wyszukiwarką danych komponentów
  Polish  ▼

Delete All
ON OFF
ALLDATASHEET.PL

X  

Preview PDF Download HTML

AD1853 Arkusz danych(PDF) 9 Page - Analog Devices

Numer części AD1853
Szczegółowy opis  Stereo, 24-Bit, 192 kHz, Multibit DAC
Download  16 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  AD [Analog Devices]
Strona internetowa  http://www.analog.com
Logo AD - Analog Devices

AD1853 Arkusz danych(HTML) 9 Page - Analog Devices

Back Button AD1853 Datasheet HTML 5Page - Analog Devices AD1853 Datasheet HTML 6Page - Analog Devices AD1853 Datasheet HTML 7Page - Analog Devices AD1853 Datasheet HTML 8Page - Analog Devices AD1853 Datasheet HTML 9Page - Analog Devices AD1853 Datasheet HTML 10Page - Analog Devices AD1853 Datasheet HTML 11Page - Analog Devices AD1853 Datasheet HTML 12Page - Analog Devices AD1853 Datasheet HTML 13Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 16 page
background image
REV. A
AD1853
–9–
Table III. Digital Timing
Min
Units
tCCH
CCLK HI Pulsewidth
40
ns
tCCL
CCLK LOW Pulsewidth
40
ns
tCSU
CDATA Setup Time
10
ns
tCHD
CDATA Hold Time
10
ns
tCLL
CLATCH LOW Pulsewidth
10
ns
tCLH
CLATCH HI Pulsewidth
10
ns
SPI REGISTER DEFINITIONS
The SPI port allows flexible control of many chip parameters.
It is organized around three registers; a LEFT-CHANNEL
VOLUME register, a RIGHT-CHANNEL VOLUME register
and a CONTROL register. Each WRITE operation to the
AD1853 SPI control port requires 16 bits of serial data in
MSB-first format. The bottom two bits are used to select one
of three registers, and the top 14 bits are then written to that
register. This allows a write to one of the three registers in a
single 16-bit transaction.
The SPI CCLK signal is used to clock in the data. The incom-
ing data should change on the falling edge of this signal. At the
end of the 16 CCLK periods, the CLATCH signal should rise
to latch the data internally into the AD1853.
Register Addresses
The lowest two bits of the 16-bit input word are decoded as
follows to set the register into which the upper 14 bits will be
written.
Bit 1
Bit 0
Register
0
0
Volume Left
1
0
Volume Right
0
1
Control Register
VOLUME LEFT and VOLUME RIGHT Registers
A write operation to the left or right volume registers will acti-
vate the “auto-ramp” clickless volume control feature of the
AD1853. This feature works as follows. The upper 10 bits of
the volume control word will be incremented or decremented by
1 at a rate equal to the input sample rate. The bottom 4 bits are
not fed into the auto-ramp circuit and thus take effect immedi-
ately. This arrangement gives a worst-case ramp time of about
1024/FS for step changes of more than 60 dB, which has been
determined by listening tests to be optimal in terms of pre-
venting the perception of a “click” sound on large volume
changes. See Figure 8 for a graphical description of how the
volume changes as a function of time.
The 14-bit volume control word is used to multiply the signal,
and therefore the control characteristic is linear, not dB. A con-
stant dB/step characteristic can be obtained by using a lookup
table in the microprocessor that is writing to the SPI port.
20ms
TIME
–60
–60
0
0
VOLUME REQUEST REGISTER
ACTUAL VOLUME REGISTER
Figure 8. Smooth Volume Control


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16 


Arkusz danych Pobierz

Go To PDF Page


Link URL




Polityka prywatności
ALLDATASHEET.PL
Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn