Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

AD679TJ Arkusz danych(PDF) 8 Page - Analog Devices

Numer części AD679TJ
Szczegółowy opis  14-Bit 128 kSPS Complete Sampling ADC
Download  12 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  AD [Analog Devices]
Strona internetowa  http://www.analog.com
Logo AD - Analog Devices

AD679TJ Arkusz danych(HTML) 8 Page - Analog Devices

Back Button AD679TJ Datasheet HTML 4Page - Analog Devices AD679TJ Datasheet HTML 5Page - Analog Devices AD679TJ Datasheet HTML 6Page - Analog Devices AD679TJ Datasheet HTML 7Page - Analog Devices AD679TJ Datasheet HTML 8Page - Analog Devices AD679TJ Datasheet HTML 9Page - Analog Devices AD679TJ Datasheet HTML 10Page - Analog Devices AD679TJ Datasheet HTML 11Page - Analog Devices AD679TJ Datasheet HTML 12Page - Analog Devices  
Zoom Inzoom in Zoom Outzoom out
 8 / 12 page
background image
AD679
REV. C
–8–
CONVERSION CONTROL
In synchronous mode (SYNC = HIGH), both Chip Select (CS)
and Start Convert (SC) must be brought LOW to start a con-
version. CS should be LOW tSC before SC is brought LOW. In
asynchronous mode (SYNC = LOW), a conversion is started by
bringing SC low, regardless of the state of CS.
Before a conversion is started, End-of-Convert (EOC) is HIGH
and the sample-hold is in track mode. After a conversion is
started, the sample-hold goes into hold mode and EOC goes
LOW, signifying that a conversion is in progress. During the
conversion, the sample-hold will go back into track mode and
start acquiring the next sample.
In track mode, the sample-hold will settle to
±0.003% (14 bits)
in 1.5
µs maximum. The acquisition time does not affect the
throughput rate as the AD679 goes back into track mode more
than 2
µs before the next conversion. In multichannel systems,
the input channel can be switched as soon as EOC goes LOW.
Bringing OE LOW tOE after CS goes LOW makes the output
register contents available on the output data bits (DB7–DB0).
A period of time tCD is required after OE is brought HIGH be-
fore the next SC instruction is issued.
If SC is held LOW, conversion accuracy may deteriorate. For
this reason, SC should not be held low in an attempt to operate
in a continuously converting mode.
START CONVERSION TRUTH TABLE
INPUTS
SYNC
CS
SC
STATUS
1
1
X
No Conversion
Synchronous
1
0
f
Start Conversion
Mode
1
f
0
Start Conversion
(Not Recommended)
1
0
0
Continuous Conversion
(Not Recommended)
0
X
1
No Conversion
Asynchronous
0
X
f
Start Conversion
Mode
0
X
0
Continuous Conversion
(Not Recommended)
NOTES
1 = HIGH voltage level.
0 = LOW voltage level.
X = Don’t care.
= HIGH to LOW transition. Must stay low for t = t CP.
14-BIT MODE CODING FORMAT (1 LSB = 0.61 mV)
Unipolar Coding
Bipolar Coding
(Straight Binary)
(Twos Complement)
VIN*
Output Code
VIN*
Output Code
0.00000 V
000 . . . 0
–5.00000 V
100 . . . 0
5.00000 V
100 . . . 0
–0.00061 V
111 . . . 1
9.99939 V
111 . . . 1
0.00000 V
000 . . . 0
+2.50000 V
010 . . . 0
+4.99939 V
011 . . . 1
*Code center.
END-OF-CONVERT
In asynchronous mode, End-of-Convert (EOC) is an open drain
output (requiring a minimum 3 k
Ω pull-up resistor) enabled by
End-of-Convert Enable (EOCEN). In synchronous mode, EOC
is a three-state output which is enabled by EOCEN and CS. See
Conversion Status Truth Table. Access (tBA) and float (tFD)
timing specifications do not apply in asynchronous mode where
they are a function of the time constant formed by the external
load capacitance and the pull-up resistor.
OUTPUT ENABLE OPERATION
The data bits (DB7–DB0) are three-state outputs that are en-
abled by Chip Select (CS) and Output Enable (OE). CS should
be LOW tOE before OE is brought LOW.
When EOC goes HIGH, the conversion is completed and the
output data may be read. The output is read in two steps as a
16-bit word, with the high byte read first, followed by the low
byte. High Byte Enable (HBE) controls the output sequence.
The 14-bit result is left justified within the 16-bit field.
In unipolar mode (BIPOFF tied to AGND), the output coding
is straight binary. In bipolar mode (BIPOFF tied to REFOUT),
output coding is twos-complement binary.
POWER-UP
The AD679 typically requires 10
µs after power-up to reset in-
ternal logic.
CONVERSION STATUS TRUTH TABLE
INPUTS
OUTPUT
SYNC CS EOCEN EOC
STATUS
1
0
0
0
Converting
1
0
0
1
Not Converting
Synchronous
1
1
X
High Z
Either
Mode
1
X
1
High Z
Either
0
X
0
0
Converting
Asynchronous
0
X
0
High Z
Not Converting
Mode*
0
X
1
High Z
Either
NOTES
1 = HIGH voltage level.
0 = LOW voltage level.
X = Don’t care.
*EOC requires a pull-up resistor in asynchronous mode.
OUTPUT ENABLE TRUTH TABLE
INPUTS
OUTPUTS
HBE
(CS U OE)
DB7 . . . DB0
X1
← High Z →
Unipolar or
0
0
a b c d e f g h
Bipolar
1
0
i j
k l m n 0 0
NOTES
1 = HIGH voltage level.
a = MSB.
0 = LOW voltage level.
n = LSB.
X = Don’t care.
U = Logical OR.
Data coding is binary for Unipolar Mode and 2s Complement Binary for Bipolar
Mode.


Podobny numer części - AD679TJ

ProducentNumer częściArkusz danychSzczegółowy opis
logo
Analog Devices
AD679TD AD-AD679TD Datasheet
161Kb / 16P
   14-Bit 128 kSPS Complete Sampling ADC
REV. D
More results

Podobny opis - AD679TJ

ProducentNumer częściArkusz danychSzczegółowy opis
logo
Analog Devices
AD679 AD-AD679_15 Datasheet
161Kb / 16P
   14-Bit 128 kSPS Complete Sampling ADC
REV. D
AD779 AD-AD779 Datasheet
220Kb / 12P
   14-Bit 128 kSPS Complete Sampling ADC
REV. B
AD679 AD-AD679_04 Datasheet
161Kb / 16P
   14-Bit 128 kSPS Complete Sampling ADC
REV. D
AD679JNZ AD-AD679JNZ Datasheet
161Kb / 16P
   14-Bit 128 kSPS Complete Sampling ADC
REV. D
AD1679 AD-AD1679_15 Datasheet
4Mb / 12P
   14 BIT 100 KSPS COMPLETE SAMPLING ADC
AD678 AD-AD678_15 Datasheet
305Kb / 14P
   12-Bit 200 kSPS Complete Sampling ADC
REV. C
AD678 AD-AD678 Datasheet
311Kb / 14P
   12-Bit 200 kSPS Complete Sampling ADC
REV. C
AD7863 AD-AD7863 Datasheet
1Mb / 24P
   Simultaneous Sampling Dual 175 kSPS 14-Bit ADC
REV. B
AD7863 AD-AD7863_15 Datasheet
1Mb / 24P
   Simultaneous Sampling Dual 175 kSPS 14-Bit ADC
REV. B
AD7863 AD-AD7863_17 Datasheet
453Kb / 25P
   Simultaneous Sampling Dual 175 kSPS 14-Bit ADC
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12


Arkusz danych Pobierz

Go To PDF Page


Link URL




Polityka prywatności
ALLDATASHEET.PL
Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com