 |
Zakładka z wyszukiwarką danych komponentów |
|
|
Zakładka z wyszukiwarką danych komponentów |
|
AD7703CN Arkusz danych(PDF) 4 Page - Analog Devices |
|
||||||||||||||||||||||||||||||
AD7703CN Arkusz danych(HTML) 4 Page - Analog Devices |
|
|
4 / 16 page  AD7703 –4– REV. D (AVDD = DVDD = +5 V 10%; AVSS = DVSS = –5 V 10%; AGND = DGND = 0 V; fCLKIN = 4.096 MHz; Input Levels: Logic 0 = 0 V, Logic 1 = DVDD; unless otherwise noted.) TIMING CHARACTERISTICS1, 2 Limit at TMIN, TMAX Limit at TMIN, TMAX Parameter (A, B, C Versions) (S Version) Units Conditions/Comment6 fCLKIN 3, 4 200 200 kHz min Master Clock Frequency: Internal Gate Oscillator 5 5 MHz max Typically 4096 kHz 200 200 kHz min Master Clock Frequency: Externally Supplied 5 5 MHz max tr 5 50 50 ns max Digital Output Rise Time. Typically 20 ns tf 5 50 50 ns max Digital Output Fall Time. Typically 20 ns t1 0 0 ns min SC1, SC2 to CAL High Setup Time t2 50 50 ns min SC1, SC2 Hold Time After CAL Goes High t3 6 1000 1000 ns min SLEEP High to CLKIN High Setup Time SSC MODE t4 7 3/fCLKIN 3/fCLKIN ns max Data Access Time (CS Low to Data Valid) t5 100 100 ns max SCLK Falling Edge to Data Valid Delay (25 ns typ) t6 250 250 ns min MSB Data Setup Time. Typically 380 ns t7 300 300 ns max SCLK High Pulse Width. Typically 240 ns t8 790 790 ns max SCLK Low Pulse Width. Typically 730 ns t9 l/fCLKIN + 200 l/fCLKIN + 200 ns max SCLK Rising Edge to Hi-Z Delay (1/fCLKIN + 100 ns typ) t10 8, 9 4/fCLKIN + 200 4/fCLKIN + 200 ns max CS High to Hi-Z Delay SEC MODE fSCLK 5 5 MHz max Serial Clock Input Frequency t11 35 35 ns min SCLK High Pulse Width t12 160 160 ns min SCLK Low Pulse Width t13 7, 10 160 160 ns max Data Access Time (CS Low to Data Valid). Typically 80 ns t14 11 150 150 ns max SCLK Falling Edge to Data Valid Delay. Typically 75 ns t15 8 250 250 ns max CS High to Hi-Z Delay t16 8 200 200 ns max SCLK Falling Edge to Hi-Z Delay. Typically 100 ns NOTES 1Sample tested at +25 °C to ensure compliance. All input signals are specified with tr = tf = 5 ns (10% to 90% of 5 V) and timed from a voltage level of 1.6 V. 2See Figures 1 to 6. 3CLKIN duty cycle range is 20% to 80%. CLKIN must be supplied whenever the AD7703 is not in SLEEP mode. If no clock is present in this case, the device can draw higher current than specified and possibly become uncalibrated. 4The AD7703 is production tested with f CLKIN at 4.096 MHz. It is guaranteed by characterization to operate at 200 kHz. 5Specified using 10% and 90% points on waveform of interest. 6In order to synchronize several AD7703s together using the SLEEP pin, this specification must be met. 7t 4 and t13 are measured with the load circuit of Figure 1 and defined as the time required for an output to cross 0.8 V or 2.4 V. 8t 9, t10, t15 and t16 are derived from the measured time taken by the data outputs to change 0.5 V when loaded with the circuit of Figure 1. The measured number is then extrapolated back to remove the effects of charging or discharging the 100 pF capacitor. This means that the tune quoted in the Timing Characteristics is the true bus relinquish time of the part and as such is independent of external bus loading capacitances. 9If CS is returned high before all 20 bits are output, the SDATA and SCLK outputs will complete the current data bit and then go to high impedance. 10If CS is activated asynchronously to DRDY, CS will not be recognized if it occurs when DRDY is high for four clock cycles. The propagation delay time may be as great as 4 CLKIN cycles plus 160 ns. To guarantee proper clocking of SDATA when using asynchronous CS, the SCLK input should not be taken high sooner than 4 CLKIN cycles plus 160 ns after CS goes low. 11SDATA is clocked out on the falling edge of the SCLK input. CAL SC1, SC2 SC1,SC2 VALID t1 t2 Figure 2. Calibration Control Timing CLKIN SLEEP t3 Figure 3. Sleep Mode Timing IOL 1.6mA +2.1V TO OUTPUT PIN CL 100pF IOH 200µA Figure 1. Load Circuit for Access Time and Bus Relinquish Time |
Podobny numer części - AD7703CN |
|
Podobny opis - AD7703CN |
|
|
|
Link URL |
| Polityka prywatności |
| ALLDATASHEET.PL |
| Czy Alldatasheet okazała się pomocna? [ DONATE ] |
O Alldatasheet | Reklama | Kontakt | Polityka prywatności | Linki | Lista producentów All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Polish ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
