Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

AD7721AR Arkusz danych(PDF) 4 Page - Analog Devices

Numer części AD7721AR
Szczegółowy opis  CMOS 16-Bit, 468.75 kHz, Sigma-Delta ADC
Download  16 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  AD [Analog Devices]
Strona internetowa  http://www.analog.com
Logo AD - Analog Devices

AD7721AR Arkusz danych(HTML) 4 Page - Analog Devices

  AD7721AR Datasheet HTML 1Page - Analog Devices AD7721AR Datasheet HTML 2Page - Analog Devices AD7721AR Datasheet HTML 3Page - Analog Devices AD7721AR Datasheet HTML 4Page - Analog Devices AD7721AR Datasheet HTML 5Page - Analog Devices AD7721AR Datasheet HTML 6Page - Analog Devices AD7721AR Datasheet HTML 7Page - Analog Devices AD7721AR Datasheet HTML 8Page - Analog Devices AD7721AR Datasheet HTML 9Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 16 page
background image
AD7721
REV. A
–4–
TIMING CHARACTERISTICS1, 2
Limit at TMIN, TMAX
Parameter
(A, S Versions)
Units
Conditions/Comments
Serial Interface
fCLK
3
100
kHz min
Master Clock Frequency
15
MHz max
15 MHz for Specified Performance
tCLK LO
0.45
× t
CLK
ns min
Master Clock Input Low Time
tCLK HI
0.45
× t
CLK
ns min
Master Clock Input High Time
t1
tCLK
ns nom
DRDY High Time
t2
4
tCLK HI – 10
ns min
RFS Low to SCLK Falling Edge Setup Time
t3
20
ns max
RFS Low to Data Valid Delay
t4
tCLK HI
ns nom
SCLK High Pulse Width
t5
tCLK LO
ns nom
SCLK Low Pulse Width
t6
25
ns max
SCLK Rising Edge to Data Valid Delay
t7
0
ns min
RFS to SCLK Falling Edge Hold Time
t8
5
0
ns min
Bus Relinquish Time after Rising Edge of
RFS
20
ns max
t9
32
× t
CLK
ns nom
Period between Consecutive
DRDY Rising Edges
Parallel Interface
fCLK
3
100
kHz min
Master Clock Frequency
10
MHz max
10 MHz for Specified Performance
tCLK LO
0.45
× t
CLK
ns min
Master Clock Input Low Time
tCLK HI
0.45
× t
CLK
ns min
Master Clock Input High Time
Read Operation
t10
2
× t
CLK
ns nom
DRDY High Time
t11
30
ns max
Data Access Time after Falling Edge of
DRDY
t12
32
× t
CLK
ns nom
Period between Consecutive
DRDY Rising Edges
Write Operation
t13
35
ns min
WR Pulse Width
t14
20
ns min
Data Valid to
WR High Setup Time
t15
0
ns min
Data Valid to
WR High Hold Time
NOTES
The timing is measured with a load of 50 pF on SCLK and
DRDY. SCLK can be operated with a load capacitance of 50 pF maximum.
1Sample tested at +25
°C to ensure compliance. All input signals are specified with tr = tf = 5 ns (10% to 90% of 5 V) and timed from a voltage level of 1.6 V.
2All digital outputs are timed with the load circuit below and, except for t
2, are defined as the time required for an output to cross 0.8 V or 2 V, whichever occurs last.
3The AD7721 is production tested with f
CLK at 10 MHz for parallel mode operation and at 15 MHz for serial mode operation. However, it is guaranteed by character-
ization to operate with CLK frequencies down to 100 kHz.
4t
2 is the time from RFS crossing 1.6 V to SCLK crossing 0.8 V.
5t
8 and t15 are derived from the measured time taken by the data outputs to change 0.5 V when loaded with the circuit shown below. The measured number is then
extrapolated back to remove the effects of charging or discharging the 50 pF capacitor. This means that the time quoted in the Timing Characteristics is the true bus
relinquish time of the part and, as such, is independent of external bus loading capacitance.
TO
OUTPUT
PIN
+1.6V
IOH
IOL
CL
50pF
1.6mA
200 A
Figure 1. Load Circuit for Access Time and Bus Relinquish Time
(AVDD= +5 V
5%; DVDD= +5 V
5%; AGND = DGND = 0 V, REFIN = +2.5 V
unless otherwise noted)


Podobny numer części - AD7721AR

ProducentNumer częściArkusz danychSzczegółowy opis
logo
Analog Devices
AD7721AR AD-AD7721AR Datasheet
297Kb / 17P
   CMOS 16-Bit 468.75 kHz, Sigma-Delta ADC
More results

Podobny opis - AD7721AR

ProducentNumer częściArkusz danychSzczegółowy opis
logo
Analog Devices
AD7721 AD-AD7721_17 Datasheet
297Kb / 17P
   CMOS 16-Bit 468.75 kHz, Sigma-Delta ADC
AD7721 AD-AD7721_15 Datasheet
263Kb / 16P
   CMOS 16-Bit, 468.75 kHz, Sigma-Delta ADC
REV. A
AD7715 AD-AD7715_15 Datasheet
495Kb / 40P
   16-Bit, Sigma-Delta ADC
REV. D
AD7715 AD-AD7715_17 Datasheet
897Kb / 41P
   16-Bit, Sigma-Delta ADC
AD7722 AD-AD7722 Datasheet
526Kb / 24P
   16-Bit, 195 kSPS CMOS, Sigma-Delta ADC
REV. 0
AD7723 AD-AD7723_15 Datasheet
751Kb / 32P
   16-Bit, 1.2 MSPS CMOS, Sigma-Delta ADC
REV. C
AD7723 AD-AD7723_17 Datasheet
548Kb / 33P
   16-Bit, 1.2 MSPS CMOS, Sigma-Delta ADC
AD7723 AD-AD7723 Datasheet
435Kb / 23P
   16-Bit, 1.2 MSPS CMOS, Sigma-Delta ADC
REV. 0
AD7723BSZ AD-AD7723BSZ Datasheet
751Kb / 32P
   16-Bit, 1.2 MSPS CMOS, Sigma-Delta ADC
REV. C
ADUM7703 AD-ADUM7703_V01 Datasheet
353Kb / 22P
   16-Bit, Isolated, Sigma-Delta ADC
Rev. A
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16


Arkusz danych Pobierz

Go To PDF Page


Link URL




Polityka prywatności
ALLDATASHEET.PL
Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com