Zakładka z wyszukiwarką danych komponentów |
|
ADSP-2191 Arkusz danych(PDF) 4 Page - Analog Devices |
|
ADSP-2191 Arkusz danych(HTML) 4 Page - Analog Devices |
4 / 52 page ADSP-2191M –4– REV. 0 The two address buses (PMA and DMA) share a single external address bus, allowing memory to be expanded off-chip, and the two data buses (PMD and DMD) share a single external data bus. Boot memory space and I/O memory space also share the external buses. Program memory can store both instructions and data, permit- ting the ADSP-2191M to fetch two operands in a single cycle, one from program memory and one from data memory. The DSP’s dual memory buses also let the ADSP-219x core fetch an operand from data memory and the next instruction from program memory in a single cycle. DSP Peripherals Architecture The functional block diagram on page 1 shows the DSP’s on-chip peripherals, which include the external memory inter- face, Host port, serial ports, SPI-compatible ports, UART port, JTAG test and emulation port, timers, flags, and interrupt con- troller. These on-chip peripherals can connect to off-chip devices as shown in Figure 1. The ADSP-2191M has a 16-bit Host port with DMA capability that lets external Hosts access on-chip memory. This 24-pin parallel port consists of a 16-pin multiplexed data/address bus and provides a low-service overhead data move capability. Con- figurable for 8 or 16 bits, this port provides a glueless interface to a wide variety of 8- and 16-bit microcontrollers. Two chip-selects provide Hosts access to the DSP’s entire memory map. The DSP is bootable through this port. The ADSP-2191M also has an external memory interface that is shared by the DSP’s core, the DMA controller, and DMA capable peripherals, which include the UART, SPORT0, SPORT1, SPORT2, SPI0, SPI1, and the Host port. The external port consists of a 16-bit data bus, a 22-bit address bus, and control signals. The data bus is configurable to provide an 8 or 16 bit interface to external memory. Support for word packing lets the DSP access 16- or 24-bit words from external memory regardless of the external data bus width. When configured for an 8-bit interface, the unused eight lines provide eight program- mable, bidirectional general-purpose Programmable Flag lines, six of which can be mapped to software condition signals. The memory DMA controller lets the ADSP-2191M move data and instructions from between memory spaces: internal-to-exter- nal, internal-to-internal, and external-to- external. On-chip peripherals can also use this controller for DMA transfers. The ADSP-2191M can respond to up to seventeen interrupts at any given time: three internal (stack, emulator kernel, and power-down), two external (emulator and reset), and twelve user-defined (peripherals) interrupts. The programmer assigns a peripheral to one of the 12 user-defined interrupts. The priority of each peripheral for interrupt service is determined by these assignments. There are three serial ports on the ADSP-2191M that provide a complete synchronous, full-duplex serial interface. This interface includes optional companding in hardware and a wide variety of framed or frameless data transmit and receive modes of opera- tion. Each serial port can transmit or receive an internal or external, programmable serial clock and frame syncs. Each serial port supports 128-channel Time Division Multiplexing. The ADSP-2191M provides up to sixteen general-purpose I/O pins, which are programmable as either inputs or outputs. Eight of these pins are dedicated-general purpose Programmable Flag pins. The other eight of them are multifunctional pins, acting as general-purpose I/O pins when the DSP connects to an 8-bit external data bus and acting as the upper eight data pins when the DSP connects to a 16-bit external data bus. These Program- mable Flag pins can implement edge- or level-sensitive interrupts, some of which can be used to base the execution of conditional instructions. Figure 1. System Diagram SERIAL DEVICE (O P TI O N A L ) DAT A15–8 IOMS ADSP-2191M BMS MS3–0 BR BG AC K WR RD ADD R21–0 DAT A7–0 D ATA15–8 A DDR21–0 D ATA7–0 CS ACK WE OE EXT ERN AL ME MO RY (O PT IO N A L ) D ATA15–8 A DDR21–0 D ATA7–0 CS ACK WE OE BO OT ME MO RY (O PT IO N A L ) D ATA15–8 A DDR17–0 D ATA7–0 CS ACK WE OE EXT ER NAL I/O MEMOR Y (O PTIO N A L ) ADDR16 A DDR15–0/ D ATA15–0 CS1 ACK WR RD HOS T PRO CESSO R (O PTIO N A L ) CS0 ALE H AD15–0 HA16 HCMS HCIOMS HRD HWR HA CK HALE HACK_P TCLK0 TFS0 DT 0 RC LK0 RF S0 DR 0 TCLK1 TFS1 DT 1 RC LK1 RF S1 DR 1 TCLK2/S CK0 T FS2/MOSI0 DT 2/MISO 0 RC LK2/S CK1 RF S2/ MO SI1 DR 2/MIS O 1 RX D TXD RE SE T JT AG SPO RT1 SPO RT2 SPO RT0 CL KIN XTA L MS EL6–0/P F6–0 DF /P F7 BY PASS BMO DE1–0 OPMO DE CL KOUT TMR2–0 UART SP I0 SP I1 SERIAL DEV ICE (O P T IO N A L) SERIAL DEV ICE (O P T IO N A L) U ART DEV ICE (O P T IO N A L) CLO CK OR CRYS TAL TIMER OUT OR CAPTURE CLO CK MULTIPL Y AN D RAN GE BO OT AND O P MODE 6 BGH |
Podobny numer części - ADSP-2191 |
|
Podobny opis - ADSP-2191 |
|
|
Link URL |
Polityka prywatności |
ALLDATASHEET.PL |
Czy Alldatasheet okazała się pomocna? [ DONATE ] |
O Alldatasheet | Reklama | Kontakt | Polityka prywatności | Linki | Lista producentów All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |